File tree Expand file tree Collapse file tree 1 file changed +13
-21
lines changed Expand file tree Collapse file tree 1 file changed +13
-21
lines changed Original file line number Diff line number Diff line change @@ -6,27 +6,19 @@ Built with <15 files of fully documented Verilog, complete documentation on arch
6
6
7
7
### Table of Contents
8
8
9
- [ Overview] ( #overview )
10
-
11
- [ Architecture] ( #architecture )
12
-
13
- - [ GPU] ( #gpu )
14
- - [ Memory] ( #memory )
15
- - [ Core] ( #core )
16
-
17
- [ ISA] ( #isa )
18
-
19
- [ Execution] ( #execution )
20
-
21
- - [ Core] ( #core-1 )
22
- - [ Thread] ( #thread )
23
-
24
- [ Kernels] ( #kernels )
25
-
26
- - [ Matrix Addition] ( #matrix-addition )
27
- - [ Matrix Multiplication] ( /tree/master?tab=readme-ov-file#matrix-multiplication )
28
-
29
- [ Simulation] ( #simulation )
9
+ - [ Overview] ( #overview )
10
+ - [ Architecture] ( #architecture )
11
+ - [ GPU] ( #gpu )
12
+ - [ Memory] ( #memory )
13
+ - [ Core] ( #core )
14
+ - [ ISA] ( #isa )
15
+ - [ Execution] ( #execution )
16
+ - [ Core] ( #core-1 )
17
+ - [ Thread] ( #thread )
18
+ - [ Kernels] ( #kernels )
19
+ - [ Matrix Addition] ( #matrix-addition )
20
+ - [ Matrix Multiplication] ( /tree/master?tab=readme-ov-file#matrix-multiplication )
21
+ - [ Simulation] ( #simulation )
30
22
31
23
# Overview
32
24
You can’t perform that action at this time.
0 commit comments