Skip to content

Commit 639151d

Browse files
committed
Update README.md
1 parent 14378da commit 639151d

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

README.md

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,8 @@ A minimal GPU implementation in Verilog optimized for learning about how GPUs wo
44

55
Built with <15 files of fully documented Verilog, complete documentation on architecture & ISA, working matrix addition/multiplication kernels, and full support for kernel simulation & execution traces.
66

7+
### Table of Contents
8+
79
- [Overview](#overview)
810
- [Architecture](#architecture)
911
- [GPU](#gpu)

0 commit comments

Comments
 (0)