Skip to content

Commit 28038e9

Browse files
committed
Update README.md
1 parent 6d5300a commit 28038e9

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22

33
A minimal GPU implementation in Verilog optimized for learning about how GPUs work from the ground up.
44

5-
Built with <15 files of fully documented Verilog, complete documentation on architecture & ISA, and working matrix addition and multiplication kernels with full support for simulation & execution traces.
5+
Built with <15 files of fully documented Verilog, complete documentation on architecture & ISA, working matrix addition/multiplication kernels, and full support for kernel simulation & execution traces.
66

77
- [Overview]()
88
- [Architecture](#architecture)

0 commit comments

Comments
 (0)