We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9acd4a0 commit eed38a8Copy full SHA for eed38a8
DirectProgramming/DPC++FPGA/ReferenceDesigns/qrd/src/CMakeLists.txt
@@ -32,15 +32,15 @@ if(FPGA_BOARD MATCHES ".*a10.*")
32
set(COMPLEX 1)
33
set(FIXED_ITERATIONS 64)
34
set(CLOCK_TARGET 360MHz)
35
- set(SEED "-Xsseed=5")
+ set(SEED "-Xsseed=26")
36
elseif(FPGA_BOARD MATCHES ".*s10.*")
37
# S10 parameters
38
set(ROWS_COMPONENT 256)
39
set(COLS_COMPONENT 256)
40
41
set(FIXED_ITERATIONS 110)
42
set(CLOCK_TARGET 480MHz)
43
+ set(SEED "-Xsseed=4")
44
elseif(FPGA_BOARD MATCHES ".*agilex.*")
45
# Agilex™ parameters
46
0 commit comments