We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 48d1b67 commit ca15299Copy full SHA for ca15299
README.md
@@ -3,7 +3,7 @@ GUI单片机部分已经上传完毕
3
4
FPGA工程、verilog代码与说明文档正在整理,两天内完成上传
5
6
-路演演示视频:[【FPGA创新设计竞赛】2024年国一+易灵思企业杯获奖作品——基于Ti60F225的无极缩放算法实现](https://www.bilibili.com/video/BV1WjzsY2E4v/?p=1&unique_k=114514)
+路演演示视频:[【FPGA创新设计竞赛】2024年国一+易灵思企业杯获奖作品——基于Ti60F225的无极缩放算法实现](https://www.bilibili.com/video/BV1WjzsY2E4v/?p=1&unique_k=114514)
7
8
# 作品实物图
9

0 commit comments