Skip to content
View eclouder's full-sized avatar

Block or report eclouder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,967 701 Updated Aug 18, 2024

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,221 723 Updated Dec 11, 2025

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,139 129 Updated Nov 22, 2024

A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1

SystemVerilog 1,045 83 Updated Aug 21, 2025

Verilog evaluation benchmark for large language model

SystemVerilog 350 63 Updated Jul 14, 2025

SystemVerilog language-oriented exercises

SystemVerilog 136 142 Updated Dec 10, 2025

DDR4 Simulation Project in System Verilog

SystemVerilog 43 13 Updated Aug 18, 2014