Skip to content

Commit 4910cc6

Browse files
committed
llvm cgo workshop schedule
1 parent 1080b4e commit 4910cc6

File tree

1 file changed

+19
-7
lines changed

1 file changed

+19
-7
lines changed

devmtg/2023-02-25/index.html

Lines changed: 19 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -32,7 +32,7 @@
3232
</ul>
3333
</p>
3434

35-
<div class="www_sectiontitle" id="workshop-schedule">Schedule [TBD] </div>
35+
<div class="www_sectiontitle" id="workshop-schedule">Schedule [WIP] </div>
3636

3737
<table width="100%" border="1">
3838
<tbody>
@@ -146,11 +146,12 @@
146146
</td>
147147
<td>
148148
<p>
149-
149+
Gunnar Kudrjavets<br/>
150+
Aditya Kumar<br/>
150151
</p>
151152
</td>
152153
<td>
153-
<p></p>
154+
<p>Optimizing the Compiler’s Memory Usage? Let Us Implement a Basic Profiler First!</p>
154155
</td>
155156
<td>
156157
<p></p>
@@ -162,13 +163,18 @@
162163
</td>
163164
<td>
164165
<p>
166+
Joachim Meyer<br/>
167+
Aksel Alpay<br/>
168+
Sebastian Hack<br/>
169+
Holger Fröning<br/>
170+
Vincent Heuveline<br/>
165171
</p>
166172
</td>
167173
<td>
168-
<p></p>
174+
<p>Solid Work-Group Synchronization on CPUs</p>
169175
</td>
170176
<td>
171-
<p></p>
177+
<p>GPU</p>
172178
</td>
173179
</tr>
174180
<tr>
@@ -193,13 +199,19 @@
193199
</td>
194200
<td>
195201
<p>
202+
S. Venkatakeerthy<br/>
203+
Siddharth Jain<br/>
204+
Anilava Kundu<br/>
205+
Rohit Aggarwal<br/>
206+
Albert Cohen<br/>
207+
Ramakrishna Upadrasta<br/>
196208
</p>
197209
</td>
198210
<td>
199-
<p>-</p>
211+
<p>RL4ReAl: Reinforcement Learning for Register Allocation</p>
200212
</td>
201213
<td>
202-
<p>-</p>
214+
<p>Machine Learning</p>
203215
</td>
204216
</tr>
205217
<tr>

0 commit comments

Comments
 (0)