Skip to content

Commit d66b7e1

Browse files
numato-gayathrinumato-gayathri
committed
Add Callisto K7 Vivado Board Support files
1 parent c43a4fb commit d66b7e1

File tree

4 files changed

+385
-0
lines changed

4 files changed

+385
-0
lines changed

‎FPGA/numatoVivadoBSP/callistoK7DevBoard7K160T/1.0/board.xml‎

Lines changed: 179 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,179 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
2+
<board schema_version="2.0" vendor="numato.com" name="CallistoK7DevBoard7K160T" display_name="CallistoK7DevBoard7K160T" url="www.numato.com/" preset_file="preset.xml" >
3+
<images>
4+
<image name="" display_name="Callisto Kintex7 BOARD" sub_type="board">
5+
<description>Callisto Kintex7 Board File Image</description>
6+
</image>
7+
</images>
8+
<compatible_board_revisions>
9+
<revision id="0">1.0</revision>
10+
</compatible_board_revisions>
11+
<file_version>1.0</file_version>
12+
<description>CallistoK7DevBoard7K160T</description>
13+
<components>
14+
<component name="part0" display_name="CallistoK7DevBoard7K160T" type="fpga" part_name="xc7k160tfbg676-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.numato.com/">
15+
<interfaces>
16+
<interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
17+
<description>DDR3 board interface.</description>
18+
<preferred_ips>
19+
<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
20+
</preferred_ips>
21+
</interface>
22+
<interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
23+
<description>Reset Button</description>
24+
<preferred_ips>
25+
<preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
26+
</preferred_ips>
27+
<port_maps>
28+
<port_map logical_port="RESET" physical_port="reset" dir="in">
29+
<pin_maps>
30+
<pin_map port_index="0" component_pin="reset"/>
31+
</pin_maps>
32+
</port_map>
33+
</port_maps>
34+
<parameters>
35+
<parameter name="rst_polarity" value="1"/>
36+
</parameters>
37+
</interface>
38+
<interface mode="master" name="tpm" type="xilinx.com:interface:spi_rtl:1.0" of_component="tpm" preset_proc="tpm_preset">
39+
<preferred_ips>
40+
<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
41+
</preferred_ips>
42+
<port_maps>
43+
<port_map logical_port="IO0_I" physical_port="tpm_mosi_i" dir="in">
44+
<pin_maps>
45+
<pin_map port_index="0" component_pin="tpm_mosi"/>
46+
</pin_maps>
47+
</port_map>
48+
<port_map logical_port="IO0_O" physical_port="tpm_mosi_o" dir="out">
49+
<pin_maps>
50+
<pin_map port_index="0" component_pin="tpm_mosi"/>
51+
</pin_maps>
52+
</port_map>
53+
<port_map logical_port="IO0_T" physical_port="tpm_mosi_t" dir="out">
54+
<pin_maps>
55+
<pin_map port_index="0" component_pin="tpm_mosi"/>
56+
</pin_maps>
57+
</port_map>
58+
<port_map logical_port="IO1_I" physical_port="tpm_miso_i" dir="in">
59+
<pin_maps>
60+
<pin_map port_index="0" component_pin="tpm_miso"/>
61+
</pin_maps>
62+
</port_map>
63+
<port_map logical_port="IO1_O" physical_port="tpm_miso_o" dir="out">
64+
<pin_maps>
65+
<pin_map port_index="0" component_pin="tpm_miso"/>
66+
</pin_maps>
67+
</port_map>
68+
<port_map logical_port="IO1_T" physical_port="tpm_miso_t" dir="out">
69+
<pin_maps>
70+
<pin_map port_index="0" component_pin="tpm_miso"/>
71+
</pin_maps>
72+
</port_map>
73+
<port_map logical_port="SCK_I" physical_port="tpm_sclk_i" dir="in">
74+
<pin_maps>
75+
<pin_map port_index="0" component_pin="tpm_sclk"/>
76+
</pin_maps>
77+
</port_map>
78+
<port_map logical_port="SCK_O" physical_port="tpm_sclk_o" dir="out">
79+
<pin_maps>
80+
<pin_map port_index="0" component_pin="tpm_sclk"/>
81+
</pin_maps>
82+
</port_map>
83+
<port_map logical_port="SCK_T" physical_port="tpm_sclk_t" dir="out">
84+
<pin_maps>
85+
<pin_map port_index="0" component_pin="tpm_sclk"/>
86+
</pin_maps>
87+
</port_map>
88+
<port_map logical_port="SS_I" physical_port="tpm_ss_i" dir="in">
89+
<pin_maps>
90+
<pin_map port_index="0" component_pin="tpm_ss"/>
91+
</pin_maps>
92+
</port_map>
93+
<port_map logical_port="SS_O" physical_port="tpm_ss_o" dir="out">
94+
<pin_maps>
95+
<pin_map port_index="0" component_pin="tpm_ss"/>
96+
</pin_maps>
97+
</port_map>
98+
<port_map logical_port="SS_T" physical_port="tpm_ss_t" dir="out">
99+
<pin_maps>
100+
<pin_map port_index="0" component_pin="tpm_ss"/>
101+
</pin_maps>
102+
</port_map>
103+
</port_maps>
104+
</interface>
105+
<interface mode="master" name="tpm_rst" type="xilinx.com:interface:gpio_rtl:1.0" of_component="tpm_rst" preset_proc="tpm_rst_preset">
106+
<description>TPM Reset</description>
107+
<preferred_ips>
108+
<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
109+
</preferred_ips>
110+
<port_maps>
111+
<port_map logical_port="TRI_O" physical_port="tpm_reset_o" dir="out" >
112+
<pin_maps>
113+
<pin_map port_index="0" component_pin="tpm_reset"/>
114+
</pin_maps>
115+
</port_map>
116+
</port_maps>
117+
</interface>
118+
<interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
119+
<parameters>
120+
<parameter name="frequency" value="100000000"/>
121+
</parameters>
122+
<preferred_ips>
123+
<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
124+
</preferred_ips>
125+
<port_maps>
126+
<port_map logical_port="clk" physical_port="clk" dir="in">
127+
<pin_maps>
128+
<pin_map port_index="0" component_pin="clk"/>
129+
</pin_maps>
130+
</port_map>
131+
</port_maps>
132+
<parameters>
133+
<parameter name="frequency" value="100000000" />
134+
</parameters>
135+
</interface>
136+
</interfaces>
137+
</component>
138+
139+
<component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
140+
<description>DDR3 memory</description>
141+
<parameters>
142+
<parameter name="ddr_type" value="ddr3"/>
143+
<parameter name="size" value="256MB"/>
144+
</parameters>
145+
</component>
146+
<component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
147+
<description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
148+
</component>
149+
<component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
150+
<description>CPU Reset, Active High</description>
151+
</component>
152+
<component name="tpm" display_name="TPM Interface" type="chip" sub_type="mux" major_group="SPI">
153+
<description>TPM Interface</description>
154+
</component>
155+
<component name="tpm_rst" display_name="TPM Reset" type="chip" sub_type="led" major_group="GPIO">
156+
<description>TPM Reset</description>
157+
</component>
158+
</components>
159+
160+
<jtag_chains>
161+
<jtag_chain name="chain1">
162+
<position name="0" component="part0"/>
163+
</jtag_chain>
164+
</jtag_chains>
165+
<connections>
166+
<connection name="part0_sys_clock" component1="part0" component2="sys_clock">
167+
<connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
168+
</connection>
169+
<connection name="part0_reset" component1="part0" component2="reset">
170+
<connection_map name="part0_reset_1" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0"/>
171+
</connection>
172+
<connection name="part0_tpm" component1="part0" component2="tpm">
173+
<connection_map name="part0_tpm_1" c1_st_index="2" c1_end_index="5" c2_st_index="0" c2_end_index="3"/>
174+
</connection>
175+
<connection name="part0_tpm_rst" component1="part0" component2="tpm_rst">
176+
<connection_map name="part0_tpm_rst_1" c1_st_index="6" c1_end_index="6" c2_st_index="0" c2_end_index="0"/>
177+
</connection>
178+
</connections>
179+
</board>

‎FPGA/numatoVivadoBSP/callistoK7DevBoard7K160T/1.0/mig.prj‎

Lines changed: 135 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,135 @@
1+
<?xml version='1.0' encoding='UTF-8'?>
2+
<!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. -->
3+
<Project NoOfControllers="1" >
4+
<ModuleName>mig_7series_0</ModuleName>
5+
<dci_inouts_inputs>1</dci_inouts_inputs>
6+
<dci_inputs>1</dci_inputs>
7+
<Debug_En>OFF</Debug_En>
8+
<DataDepth_En>1024</DataDepth_En>
9+
<LowPower_En>ON</LowPower_En>
10+
<XADC_En>Enabled</XADC_En>
11+
<TargetFPGA>xc7k160t-fbg676/-1</TargetFPGA>
12+
<Version>4.1</Version>
13+
<SystemClock>No Buffer</SystemClock>
14+
<ReferenceClock>Use System Clock</ReferenceClock>
15+
<SysResetPolarity>ACTIVE HIGH</SysResetPolarity>
16+
<BankSelectionFlag>FALSE</BankSelectionFlag>
17+
<InternalVref>1</InternalVref>
18+
<dci_hr_inouts_inputs>50 Ohms</dci_hr_inouts_inputs>
19+
<dci_cascade>0</dci_cascade>
20+
<Controller number="0" >
21+
<MemoryDevice>DDR3_SDRAM/Components/MT41J256m16XX-125</MemoryDevice>
22+
<TimePeriod>2500</TimePeriod>
23+
<VccAuxIO>1.8V</VccAuxIO>
24+
<PHYRatio>4:1</PHYRatio>
25+
<InputClkFreq>200</InputClkFreq>
26+
<UIExtraClocks>0</UIExtraClocks>
27+
<MMCM_VCO>800</MMCM_VCO>
28+
<MMCMClkOut0> 1.000</MMCMClkOut0>
29+
<MMCMClkOut1>1</MMCMClkOut1>
30+
<MMCMClkOut2>1</MMCMClkOut2>
31+
<MMCMClkOut3>1</MMCMClkOut3>
32+
<MMCMClkOut4>1</MMCMClkOut4>
33+
<DataWidth>16</DataWidth>
34+
<DeepMemory>1</DeepMemory>
35+
<DataMask>1</DataMask>
36+
<ECC>Disabled</ECC>
37+
<Ordering>Normal</Ordering>
38+
<BankMachineCnt>4</BankMachineCnt>
39+
<CustomPart>FALSE</CustomPart>
40+
<NewPartName></NewPartName>
41+
<RowAddress>15</RowAddress>
42+
<ColAddress>10</ColAddress>
43+
<BankAddress>3</BankAddress>
44+
<MemoryVoltage>1.5V</MemoryVoltage>
45+
<UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap>
46+
<PinSelection>
47+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AC1" SLEW="" name="ddr3_addr[0]" IN_TERM="" />
48+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V3" SLEW="" name="ddr3_addr[10]" IN_TERM="" />
49+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="U1" SLEW="" name="ddr3_addr[11]" IN_TERM="" />
50+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="U2" SLEW="" name="ddr3_addr[12]" IN_TERM="" />
51+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="U5" SLEW="" name="ddr3_addr[13]" IN_TERM="" />
52+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="U6" SLEW="" name="ddr3_addr[14]" IN_TERM="" />
53+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AB1" SLEW="" name="ddr3_addr[1]" IN_TERM="" />
54+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V1" SLEW="" name="ddr3_addr[2]" IN_TERM="" />
55+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V2" SLEW="" name="ddr3_addr[3]" IN_TERM="" />
56+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="Y2" SLEW="" name="ddr3_addr[4]" IN_TERM="" />
57+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="Y3" SLEW="" name="ddr3_addr[5]" IN_TERM="" />
58+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V4" SLEW="" name="ddr3_addr[6]" IN_TERM="" />
59+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V6" SLEW="" name="ddr3_addr[7]" IN_TERM="" />
60+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="U7" SLEW="" name="ddr3_addr[8]" IN_TERM="" />
61+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="W3" SLEW="" name="ddr3_addr[9]" IN_TERM="" />
62+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AB2" SLEW="" name="ddr3_ba[0]" IN_TERM="" />
63+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="Y1" SLEW="" name="ddr3_ba[1]" IN_TERM="" />
64+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="W1" SLEW="" name="ddr3_ba[2]" IN_TERM="" />
65+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AA3" SLEW="" name="ddr3_cas_n" IN_TERM="" />
66+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="W5" SLEW="" name="ddr3_ck_n[0]" IN_TERM="" />
67+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="W6" SLEW="" name="ddr3_ck_p[0]" IN_TERM="" />
68+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AB5" SLEW="" name="ddr3_cke[0]" IN_TERM="" />
69+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AA5" SLEW="" name="ddr3_cs_n[0]" IN_TERM="" />
70+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AD4" SLEW="" name="ddr3_dm[0]" IN_TERM="" />
71+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="V11" SLEW="" name="ddr3_dm[1]" IN_TERM="" />
72+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AD1" SLEW="" name="ddr3_dq[0]" IN_TERM="" />
73+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="V7" SLEW="" name="ddr3_dq[10]" IN_TERM="" />
74+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="Y8" SLEW="" name="ddr3_dq[11]" IN_TERM="" />
75+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="Y7" SLEW="" name="ddr3_dq[12]" IN_TERM="" />
76+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="Y11" SLEW="" name="ddr3_dq[13]" IN_TERM="" />
77+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="Y10" SLEW="" name="ddr3_dq[14]" IN_TERM="" />
78+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="V9" SLEW="" name="ddr3_dq[15]" IN_TERM="" />
79+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AE1" SLEW="" name="ddr3_dq[1]" IN_TERM="" />
80+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AE3" SLEW="" name="ddr3_dq[2]" IN_TERM="" />
81+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AE2" SLEW="" name="ddr3_dq[3]" IN_TERM="" />
82+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AE6" SLEW="" name="ddr3_dq[4]" IN_TERM="" />
83+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AE5" SLEW="" name="ddr3_dq[5]" IN_TERM="" />
84+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AF3" SLEW="" name="ddr3_dq[6]" IN_TERM="" />
85+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="AF2" SLEW="" name="ddr3_dq[7]" IN_TERM="" />
86+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="W11" SLEW="" name="ddr3_dq[8]" IN_TERM="" />
87+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15_T_DCI" PADName="V8" SLEW="" name="ddr3_dq[9]" IN_TERM="" />
88+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AF4" SLEW="" name="ddr3_dqs_n[0]" IN_TERM="" />
89+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="W9" SLEW="" name="ddr3_dqs_n[1]" IN_TERM="" />
90+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AF5" SLEW="" name="ddr3_dqs_p[0]" IN_TERM="" />
91+
<Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="W10" SLEW="" name="ddr3_dqs_p[1]" IN_TERM="" />
92+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AB6" SLEW="" name="ddr3_odt[0]" IN_TERM="" />
93+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AC2" SLEW="" name="ddr3_ras_n" IN_TERM="" />
94+
<Pin VCCAUX_IO="" IOSTANDARD="LVCMOS15" PADName="AA4" SLEW="" name="ddr3_reset_n" IN_TERM="" />
95+
<Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="AA2" SLEW="" name="ddr3_we_n" IN_TERM="" />
96+
</PinSelection>
97+
<System_Control>
98+
<Pin PADName="No connect" Bank="Select Bank" name="sys_rst" />
99+
<Pin PADName="No connect" Bank="Select Bank" name="init_calib_complete" />
100+
<Pin PADName="No connect" Bank="Select Bank" name="tg_compare_error" />
101+
</System_Control>
102+
<TimingParameters>
103+
<Parameters twtr="7.5" trrd="7.5" trefi="7.8" tfaw="40" trtp="7.5" tcke="5" trfc="260" trp="13.75" tras="35" trcd="13.75" />
104+
</TimingParameters>
105+
<mrBurstLength name="Burst Length" >8 - Fixed</mrBurstLength>
106+
<mrBurstType name="Read Burst Type and Length" >Sequential</mrBurstType>
107+
<mrCasLatency name="CAS Latency" >6</mrCasLatency>
108+
<mrMode name="Mode" >Normal</mrMode>
109+
<mrDllReset name="DLL Reset" >No</mrDllReset>
110+
<mrPdMode name="DLL control for precharge PD" >Slow Exit</mrPdMode>
111+
<emrDllEnable name="DLL Enable" >Enable</emrDllEnable>
112+
<emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/7</emrOutputDriveStrength>
113+
<emrMirrorSelection name="Address Mirroring" >Disable</emrMirrorSelection>
114+
<emrCSSelection name="Controller Chip Select Pin" >Enable</emrCSSelection>
115+
<emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/4</emrRTT>
116+
<emrPosted name="Additive Latency (AL)" >0</emrPosted>
117+
<emrOCD name="Write Leveling Enable" >Disabled</emrOCD>
118+
<emrDQS name="TDQS enable" >Enabled</emrDQS>
119+
<emrRDQS name="Qoff" >Output Buffer Enabled</emrRDQS>
120+
<mr2PartialArraySelfRefresh name="Partial-Array Self Refresh" >Full Array</mr2PartialArraySelfRefresh>
121+
<mr2CasWriteLatency name="CAS write latency" >5</mr2CasWriteLatency>
122+
<mr2AutoSelfRefresh name="Auto Self Refresh" >Enabled</mr2AutoSelfRefresh>
123+
<mr2SelfRefreshTempRange name="High Temparature Self Refresh Rate" >Normal</mr2SelfRefreshTempRange>
124+
<mr2RTTWR name="RTT_WR - Dynamic On Die Termination (ODT)" >Dynamic ODT off</mr2RTTWR>
125+
<PortInterface>AXI</PortInterface>
126+
<AXIParameters>
127+
<C0_C_RD_WR_ARB_ALGORITHM>RD_PRI_REG</C0_C_RD_WR_ARB_ALGORITHM>
128+
<C0_S_AXI_ADDR_WIDTH>29</C0_S_AXI_ADDR_WIDTH>
129+
<C0_S_AXI_DATA_WIDTH>128</C0_S_AXI_DATA_WIDTH>
130+
<C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH>
131+
<C0_S_AXI_SUPPORTS_NARROW_BURST>0</C0_S_AXI_SUPPORTS_NARROW_BURST>
132+
</AXIParameters>
133+
</Controller>
134+
135+
</Project>

‎FPGA/numatoVivadoBSP/callistoK7DevBoard7K160T/1.0/part0_pins.xml‎

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
2+
<part_info part_name="xc7k160tfbg676-1">
3+
<pins>
4+
<pin index="0" name ="clk" iostandard="LVCMOS33" loc="F22"/>
5+
<pin index="1" name ="reset" iostandard="LVCMOS33" loc="K21"/>
6+
<pin index="2" name ="tpm_mosi" iostandard="LVCMOS33" loc="M22"/>
7+
<pin index="3" name ="tpm_miso" iostandard="LVCMOS33" loc="M21"/>
8+
<pin index="4" name ="tpm_sclk" iostandard="LVCMOS33" loc="P23"/>
9+
<pin index="5" name ="tpm_ss" iostandard="LVCMOS33" loc="N23"/>
10+
<pin index="6" name ="tpm_reset" iostandard="LVCMOS33" loc="P20"/>
11+
</pins>
12+
</part_info>

0 commit comments

Comments
 (0)