ISSCC 2026 Call for Papers

IEEE International Solid-State Circuits Conference

Sunday-Thursday, February 15-19, 2026

San Francisco Marriott Marquis, San Francisco, CA

ISSCC website: http://isscc.org

IEEE International Solid-State Circuits Conference • Sunday-Thursday, February 15-19, 2026 • San Francisco Marriott Marquis Hotel, San Francisco, CA

ISSCC 2026 CONFERENCE THEME:
Advancing AI with IC & SoC Innovations

ISSCC is in the 73rd year as the flagship conference for solid-state circuit design. ISSCC promotes and shares new circuit and system ideas with the potential to advance the state-of-the-art in integrated-circuit (IC) and system-on-chip (SoC) designs. This year's conference theme highlights how today's circuit and system research and development contribute to IC and SoC innovations for advancing current and future artificial intelligence (AI) systems.

Innovative and original papers are solicited in subject areas including (but not limited to) the following:

ANALOG: Circuits with analog-dominated innovation; amplifiers, comparators, oscillators, filters, references; nonlinear analog circuits; digitally assisted analog circuits; sensor interface circuits; MEMS sensor/actuator interfaces, analog circuits in sub-10nm scaled technologies.

DATA CONVERTERS: Nyquist-rate and oversampling A/D and D/A converters; embedded and application-specific A/D and D/A converters; time-to-digital converters. Focus is on innovative and emerging converter architectures and the integration advantages within larger systems, rather than the figure of merit (FoM) of isolated converters. Submissions should consider converter peripherals, such as input, reference, and clock drivers. Calibration techniques should focus on innovation, robustness, and practical usability.

DIGITAL CIRCUITS, ARCHITECTURES, & SYSTEMS*: Digital circuits, building blocks, and architectures with hardware (HW) optimization of complete systems (monolithic, chiplets, 2.5D, and 3D) for microprocessors, micro-controllers, application processors, graphics processors, automotive processors, processors for machine learning (ML) and artificial intelligence (AI), and system-on-chip (SoC) processors. Digital systems and accelerators for communications, video, and multimedia, cloud and datacenter applications, optimization processors and accelerators, reconfigurable systems, near- and sub-threshold systems, and emerging applications. Digital circuits and architectures for intra-chip communication, clock distribution, soft-error, and variation-tolerant design, power management (e.g., voltage regulators, adaptive digital circuits, digital sensors), and digital clocking circuits (e.g., PLLs, DLLs) for processors. Digital circuits and systems, including near-memory and in-memory computation and HW optimizations for new ML models, such as transformers, graph and spiking neural networks, and hyper-dimensional computing.

IMAGE SENSORS & DISPLAYS:** Image sensors; vision sensors, including event-based and computer sensors; LiDAR, time-of-flight, and depth sensing; machine learning and edge computing for imaging applications; display drivers, touch sensing, haptic displays, and interactive display and sensing technologies for AR/VR.

MEDICAL:** Medical devices; biomedical sensors and SoCs; brain-computer interfaces, neural interfaces, and closed-loop systems; wearable, implantable, and ingestible devices; ultrasound and medical imaging; medical optical microsystems; body area networks; wireless power transfer and communication to implantable devices; machine learning and edge computing for medical applications; combinatorial innovation, including sensor fusion for disruptive clinical outcomes.

MEMORY: Static, dynamic, and non-volatile memories for stand-alone and embedded applications; memory/SSD controllers; high-bandwidth I/O interfaces for memories; memories based on phase-change, magnetic, spin-transfer-torque, ferroelectric, and resistive materials; array architectures and circuits to improve low-voltage operation, power, reliability, performance, and fault tolerance; application-specific circuit enhancements within the memory subsystem; in-memory-computing and near-memory-computing macros for AI or other applications.

POWER MANAGEMENT: Power management, power delivery, and control circuits; switched-mode power converter ICs using inductive, capacitive, piezoelectric, and hybrid techniques; LDO/linear regulators; power delivery for heterogenous integrated systems, and 2.5/3D-heterogeneous integrated power delivery; gate drivers; wide-bandgap (GaN/SiC) designs; isolated and wireless power converters; envelope supply modulators; energy-harvesting circuits and systems; power-management circuits for automotive and other harsh environments, robotics, LED drivers, and LiDAR.

RF CIRCUITS & WIRELESS SYSTEMS*:** Complete solutions and building blocks at RF, mm-Wave, and THz frequencies for receivers, transmitters, frequency synthesizers, RF filters, transceivers, SoCs, and wireless SiPs incorporating multiple chiplets. Innovative circuits, systems, design techniques, heterogeneous packaging solutions, etc. for established and emerging wireless standards as well as future systems or novel applications, such as sensing, radar, imaging, satellite communications, and those improving spectral and energy efficiency.

SECURITY: Chips demonstrating cryptographic accelerators, smart-card security, trusted/confidential computing, security circuits (e.g., PUFs, TRNGs, side-channel and fault-attack countermeasures, circuits and sensors for attack detection and prevention), security for resource-constrained systems, secure micro-processors, secure memories, analog/mixed-signal circuit security (e.g., secure ADC/DAC, RF, sensors), secure supply chains (e.g., hardware trojan countermeasures, trusted microelectronics), security for/with emerging technologies, core circuit-level techniques for logical/physical-level security, secure system integration for specific applications, and secure design methodologies.

TECHNOLOGY DIRECTIONS: Emerging and novel IC, system, and device solutions in various areas, such as integrated photonics, silicon electronics-photonics integration; quantum devices for metrology, sensing, computing, etc.; flexible, stretchable, foldable, printable, and 3D electronic systems; biomedical sensors for cellular and molecular targets; wireless power transfer at-distance (e.g., RF and mm-wave, optical, ultrasonic); ICs for space applications and other harsh environments; novel and unconventional platforms for computing and machine learning, including analog and mixed signal techniques; integrated meta-materials, circuits in alternative device platforms (e.g., carbon, organic, superconductor, spin, etc.). Chip-scale autonomous microsystems and microrobots.

WIRELINE: Receivers/transmitters/transceivers for wireline systems, including backplane transceivers, copper-cable links, chip-to-chip communications, die-to-die interconnects, on-chip/on-package links, high-speed interfaces for memory; optical links and silicon photonics; exploratory I/O circuits for advancing data rates, bandwidth density, power efficiency, equalization, robustness, adaptative capabilities, and design methodologies; building blocks for wireline transceivers, such as AGCs, analog frontends, ADC/DAC/DSPs, TIAs, equalizers, clock generation and distribution circuits, including PLLs/DLLs, clock recovery, line drivers, and hybrids.

*This category will be reviewed by either the Digital Circuits Subcommittee or the Digital Architectures & Systems Subcommittee.

**The ISSCC 2025 Imagers, Medical, & Display Subcommittee has been separated into the Image Sensors & Displays Subcommittee and the Medical Subcommittee.

***This category will be reviewed by either the RF Subcommittee or the Wireless Subcommittee.

Deadline for Electronic Submission of Papers:

Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

Please Review the Important Submission Updates & Information Below.

IEEE

International Solid-State Circuits Conference

Sunday-Thursday, February 15-19, 2026

San Francisco Marriott Marquis Hotel, San Francisco, CA

Deadline for Electronic Submission of Papers:
Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

STUDENT ACTIVITIES

Student-Research Preview (SRP): This session provides students with the opportunity to showcase their work and interact with students and researchers from academia and industry. SRP is organized as an Evening Session, consisting of short presentations followed by a poster session. **The abstract submission deadline for SRP is October 22, 2025**. Refer to the ISSCC Website for more information.

Student Travel Grant Awards: Students who are members of the Solid-State Circuits Society (SSCS) and in a Ph.D. program can apply for partial travel support to attend ISSCC. Visit the SSCS Website https://sscs.ieee.org/membership/awards/student-travel-grants for more information.

Silkroad Award: The winner(s) are selected from first-time student-presenting authors at ISSCC whose research is conducted in an emerging region of Asia-Pacific (APAC).

DEMONSTRATION SESSIONS:

Authors of accepted regular papers will be invited to demonstrate their working circuit or system and provide a poster to highlight their design at the ISSCC Demonstration Sessions. The demonstrations will be held during the conference social hours on Monday and Tuesday.

EXHIBIT PROGRAM

Semiconductor design and technology are evolving rapidly – to succeed in the future, you must understand your customers and have a clear vision of what's ahead. As the flagship conference of the IEEE Solid-State Circuits Society (SSCS), ISSCC will feature over 2500 participants, including top designers and technologists from leading corporate and academic institutions around the world. ISSCC's expanding exhibit program offers access and networking opportunities with decision-makers and technical influencers at all levels of the semiconductor design ecosystem. Connect with the unique and visionary conference attendees at ISSCC to share and discuss the latest advances in your technology, design automation, and products. Contact the ISSCC Exhibit Team at isscc.exhibits@gmail.com to reserve your space for 2026.

INNOVATIVE & SIGNIFICANT SUBMISSIONS

ISSCC has consistently been the leading international conference for papers with both outstanding innovation (e.g., novel circuit and/or system architectures) and significance (e.g., high-volume product deployment, advances in state-of-the-art metrics) in the field of ICs and SoCs. ISSCC attendees want to see innovative work in both established and emerging fields of IC and SoC designs. Although some innovative works may not have a best-in-class metric, these contributions explore new circuit and system architectures that may approach problems from a unique perspective, challenge fundamental tradeoffs, or even open up new directions for future research and products. In addition, ISSCC attendees want to see industry firsts and state-of-the-art advancements in ICs and SoCs while these contributions may be based on prior works. When innovative ideas are eventually integrated into products and/or advance the field, this is an important validation of the underlying design techniques. The ISSCC committee of expert technical reviewers are seeking excellent examples of both innovation and/or significance in IC and SoC designs to form the ISSCC technical program.

IMPORTANT SUBMISSION UPDATES & INFORMATION

Please note the following important submission updates and highlights.

(1) (NEW) Manuscript text maximum character count extended to 11,000 characters, including spaces.

(2) (NEW) Submissions with a clear blind-review violation will be penalized during the Paper Selection. This penalty affects the paper acceptance as well as consideration for awards and the JSSC Special Issue invitation.

(3) Make sure that ALL related work is sufficiently referenced, including your own. Failure to reference your own related work negatively affects the paper-review quality and may result in a rejection of an initial "conditionally accepted paper" during the Pre-Publication Check after the Paper Selection.

(4) (NEW) Notifying Program Committee members outside of your organization of your submission is a direct violation of the double-blind-review policy and results in an immediate rejection of your paper.

(5) (NEW) Authors will be notified of acceptance by October 15, 2025, representing a 1-week delay from previous years to allow a thorough Pre-Publication Check and follow up on any author clarifying questions from the Paper Selection. Program Committee members are strictly prohibited from sharing any information to authors about the paper status prior to the official notification date.

IEEE

International Solid-State Circuits Conference

Sunday-Thursday, February 15-19, 2026

San Francisco Marriott Marquis Hotel, San Francisco, CA

Deadline for Electronic Submission of Papers:
Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

ELECTRONIC SUBMISSION AND PRE-PUBLICATION MATERIAL:

Authors should submit two items for review: (1) An informative and quantitative **Abstract;** (2) A **Draft Manuscript**, including figures for the Digest of Technical Papers. Be sure to read the Pre-Publication Guidelines (summarized below) carefully.

The Submissions Website will be available starting July 1, 2025. You may consult the Website for instructions at any time after this date. To submit a paper, go to https://submissions.mirasmart.com/ISSCC2026 to upload the manuscript and provide the requested additional information. **The abstract and manuscript must be submitted by September 3, 2025 at 3pm EDT**. During the submission process you will be asked for a suggested subcommittee (by subject area) to review your submission, however, this subcommittee may be changed by the ISSCC organization to ensure the best review quality. A sample abstract and draft digest paper can be found at the ISSCC Submissions Website (single-column double-spaced format is required for the paper-review process).

ADDITIONAL SUBMISSION DETAILS (important updates & information in red):

The submission **Title** must be concise (target ≤12-14 words) and clearly describe the topic of the paper. It should not include more than one or two key metrics or techniques from the described work. If multiple key metrics are included in the title, they should be mutually consistent (e.g., the title should not claim performance for one test configuration and power for another test configuration).

The **Abstract** must be uploaded to the **Submissions Website**. It must not exceed 500 characters, including spaces. The Abstract must be factual and provide as complete and quantitative a description as possible, including specific and concrete measured data. Claims such as "new", "advanced", "novel", "high-performance", and "high-speed" are not acceptable in the Title or Abstract. Please refer to the sample abstract on the ISSCC Website. **Note that ISSCC reserves the right to modify the Title and Abstract when technically appropriate.**

The **Manuscript** consists of **two** PDFs uploaded to the Submissions Website. The first, for the draft manuscript text, is limited to **five** pages in single-column double-spaced format, using 12pt Arial Narrow font with fewer than **(NEW)11,000 characters, including spaces**. The second, for the figures, must be no more than two pages, using the template found on the ISSCC Submissions Website. The template mimics the digest publication and has six slots for figures per page. Your submitted figure template should be readable if printed out on standard-size paper, because ***the figure clarity directly impacts the paper review***. The first seven figures, including a die photo, must be referred to in the text. In addition, up to three optional supplementary figures can be included for review purposes. Tables should be included in the figures (i.e., not in the text).

If a die-photo and/or comparison table are available, these should be included as part of the 7-figure limit. Supplementary figures will **NOT** be part of the final manuscript and should **NOT** be referred to in the text of the paper but serve **ONLY** as additional material for the reviewers. These three figures should be labeled as "Fig. S1, Fig. S2, and Fig. S3".

References are to be entered individually into the Submission Website. Up to 30 references are allowed. For the final manuscript, references will be placed on the 3rd page. **Make sure that ALL related work is sufficiently referenced, including your own. Failure to reference your own related work negatively affects the paper-review quality and may result in a rejection of an initial "conditionally accepted paper" during the Pre-Publication Check after the Paper Selection.** In addition, you should provide a hyperlink to the reference of ALL published papers, per the guidelines provided on the Submission Website. **Do not include your references in your manuscript text.** For further details, see the ISSCC Submission Website. Papers exceeding the length limit will be immediately rejected.

Double-Blind Review: The Paper Selection will follow a double-blind review, meaning that both the authors and reviewers will remain anonymous during the Paper Selection process. All authors **MUST** adhere to the following guidelines to conceal their identity: (1) Eliminate author names, contact information, affiliations, and publicly known product names from the entire Title, Abstract, Manuscript, and Cover Page, which is generated based on author responses at the Submissions Website, including **PDF metadata, logos on die photos, logos on printed circuit board photos,** etc. Author names can appear in the cited references (see item 2). The Submissions Website allows authors to modify the Title ("Paper Title (blinded)") if the intended title would reveal the authors or their affiliation. (2) Cite all relevant prior work **(including your own)** in the third person (e.g., "The design in [1] demonstrates…"; do not use the words "my" or "our"). **Work that is substantially related to the submission and has been submitted to another conference/journal, but has not been published yet, must be cited in an anonymized format and must be uploaded as supplementary material as described at the Submission Website.** This supplementary material does not need to be anonymous, as it will be checked only after the Paper Selection. Do not cite patents. (3) Eliminate acknowledgements and references to funding sources. These can be added later if the paper is accepted. **(4) Do not contact the Program Committee members outside of your own organization to solicit input on your manuscript. (NEW) Notifying Program Committee members outside of your organization of your submission is a direct violation of the double-blind-review policy and results in an immediate rejection of your paper.** The identity of authors is only known to the Program Chair/Vice Chair and the Subcommittee Chairs. You may contact them for questions. **(NEW) Submissions with a clear blind-review violation will be penalized during the Paper Selection. This penalty affects the paper acceptance as well as consideration for awards and the JSSC Special Issue invitation.** To ensure your submission complies with these rules please carefully review the sample manuscript, the FAQ on Double-Blind Review, and the guidelines on how to write a good submission at the ISSCC Website. The review process will include a software-based plagiarism check. After Paper Selection, a final Pre-Publication Check (using the authors' names and any supplemental material provided) is applied using the guidelines summarized below. ISSCC may withdraw any paper that violates the Pre-Publication Guidelines.

IEEE

International Solid-State Circuits Conference

Sunday-Thursday, February 15-19, 2026

San Francisco Marriott Marquis Hotel, San Francisco, CA

Deadline for Electronic Submission of Papers:
Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

ADDITIONAL SUBMISSION DETAILS (important updates & information in red):

Review Process & Criteria: Submissions are reviewed by an ISSCC subcommittee that covers the topic of the Manuscript. The authors' suggested subcommittees are strongly considered when assigning each submission to a subcommittee. **Submissions are rated by the subcommittee members based on the (i) innovation, (ii) significance in the field, and (iii) technical quality (i.e., text and figures).** Authors should provide clear evidence of what is novel in their work and/or the extent to which it advances the state of the art. Many submissions will be stronger in innovation or significance, so both dimensions are considered by the subcommittee. A high level of technical quality and clarity is a requirement for all submissions. Successful submissions contain specific new results, sufficient technical detail and data to be understood, circuit schematics, measured results to support claims, and tabulated comparisons with recently published work, where appropriate.

For further details on the Manuscript preparation, check the ISSCC Website or send an email with your questions to the Director of Publications: Laura Fujino, Email: lcfujino@aol.com. All information regarding submissions is also available at the Submissions Website.

Notification of Acceptance: (NEW) Authors will be notified of acceptance by October 15, 2025, representing a 1-week delay from previous years to allow a thorough Pre-Publication Check and follow up on any author clarifying questions from the Paper Selection. Program Committee members are strictly prohibited from sharing any information to authors about the paper status prior to the official notification date. A submission may be accepted as either a regular or short paper. A regular paper is allowed 25 minutes (20 minutes presentation time). A short paper is allowed 15 minutes (12 minutes presentation time). Regular and short papers must meet the same submission and quality standards. These papers differ only in the determination by the Program Committee of the time required to present the key ideas.

Authors of accepted papers will have an opportunity to modify their manuscript, except the reported key performance indicators. All information removed/anonymized following the Double-Blind-Review Guidelines (e.g., logo on die photo, etc.) may be added back to the final paper upon acceptance. The Program Committee may require specific additional revisions. There will be further formatting requirements for the final Digest Manuscript. The presenting author is required to register for the conference in advance.

Conference Pre-Publication Policy: As the premier global forum for the debut of technical innovations in integrated circuits and systems, ISSCC cannot accept papers whose key innovative ideas and results have already been disclosed to the public. To assess the novelty of a paper, the Program Committee evaluates the paper content against all background or baseline information that was pre-published by the authors. Disclosures considered as pre-publication include: (1) Publicly available data in articles, manuals, data sheets, trade journals, application notes, other conferences, and press releases, which contain substantial technical information, such as schematics, principles of operation, architectures, and algorithms. (2) Some previously, publicly copyrighted material, such as in an IEEE publication. (3) Material submitted for which publication decision is still pending. (4) Material accepted for publication elsewhere. (5) Material available on a public website at any time up to the first day of the next ISSCC. **Undisclosed pre-publications may lead to the withdrawal of an initial "conditionally accepted paper" after the Paper Selection.** Disclosures not considered pre-publication include: (1) Electronic copies of articles posted by authors on publicly accessible websites or preprint servers, such as arXiv.org. IEEE policy regarding sharing and posting of articles is described in the IEEE Author Center. (2) Preliminary datasheets or a product announcement with no technical details. (3) Presentation at a limited-attendance workshop with no proceedings. A key element here involves the ability to find any handouts via electronic means or in a printed catalog. For example, if handouts are available to attendees of a workshop, but are not subsequently downloadable or orderable, this is acceptable. (4) Information from an advance program or information from IEEE-sponsored press meetings after publication or formal press release. (5) Information provided under non-disclosure agreements (NDA) to customers, partners, or other parties. (6) Final, signed versions of Master's or Ph.D. theses available in open repositories, either printed or online. A thesis published for profit is an exception and is considered pre-publication. (7) Grant reports available in open repositories, either printed or online. (8) Published patents and patent applications. Authors must disclose all material that may fall into the pre-publication category as part of the submission process.

Acceptable Terminology: Please refer to the ISSCC Website (https://www.isscc.org/call-for-papers-overview) for suggestions to replace historical terms that some may find objectionable.

For further details on Pre-Publication Policy, Double-Blind Review, or assistance in assigning a subject area, contact the Program Chair:
Keith Bowman, Email: keithabowman@gmail.com

POLICY REGARDING PAPER-SUBMISSION DEADLINE

Due to the timing constraints associated with the paper review process, Paper Submissions must be received by the deadlines shown below to be considered by the Program Committee.

DEADLINE FOR ELECTRONIC SUBMISSION OF PAPERS:

Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

ISSCC 2026

SUNDAY-THURSDAY — FEBRUARY 15-19, 2026

SAN FRANCISCO MARRIOTT MARQUIS HOTEL, SAN FRANCISCO, CA

Deadline for Electronic Submission of Papers:
Wednesday, September 3, 2025 • 3:00 PM Eastern Daylight Time (19:00 GMT)

ISSCC 2026 will be an in-person conference along with an option for remote attendees.
Speakers are expected to present in person at ISSCC.

ISSCC 2026 CALL FOR PAPERS

PLEASE CIRCULATE/POST ON BULLETIN BOARDS

SAN FRANCISCO MARRIOTT MARQUIS, SAN FRANCISCO, CA / FEBRUARY 15-19, 2026

IF YOU NEED TECHNICAL ASSISTANCE,
PLEASE CONTACT THE APPROPRIATE SUBCOMMITTEE CHAIR OR REGIONAL CHAIR

Analog Chair:	Viola Schaffer	+49-8161-802943	schaffer_viola@ti.com
Data Converters Chair:	Jan Westra	+31-30-6084517	jan.westra@broadcom.com
Digital Architectures & Systems Chair:	Rahul Rao	+91-9686-6544-84	rahulmrao@in.ibm.com
Digital Circuits Chair:	Huichu Liu	+1-917-328-5513	huichu@meta.com
Image Sensors & Displays Chair:	Bruce Rae	+44-131-558-4127	Bruce.RAE@st.com
Medical Chair:	Rikky Muller	+1-617-519-8508	rikky@berkeley.edu
Memory Chair:	John Wuu	+1-970-226-9523	john.wuu@amd.com
Power Management Chair:	Bernhard Wicht	+49-511-762-19690	bernhard.wicht@ims.uni-hannover.de
RF Chair:	Brian Ginsburg	+1-214-567-6311	bginzz@ti.com
Security Chair:	Takeshi Sugawara	+81-42-443-5243	sugawara@uec.ac.jp
Technology Directions Chair:	Alyosha Molnar	+1-510-517-6357	molnar@ece.cornell.edu
Wireless Chair:	Chih-Ming Hung	+1-512-887-2080	cmhung@ieee.org
Wireline Chair:	Thomas Toifl	+41-76-527-1304	ttoifl@ieee.org
Europe, West Asia, & Africa (EWAA) Chair:	Jens Anders	+49-711-685-67250	jens.anders@iis.uni-stuttgart.de
Asia-Pacific (APAC) Chair:	Wei-Zen Chen	+886-3-5731645	wzchen@nycu.edu.tw
Americas (AM) Chair:	Danielle Griffith	+1-972-322-9029	danielle.griffith@ti.com

FOR FURTHER DETAILS ON PRE-PUBLICATION POLICY, CONTACT:

Program-Committee Chair:	Keith Bowman	+1-503-333-8596	keithabowman@gmail.com
Conference Chair:	Edith Beigné	+1-650-709-8127	edith.beigne@gmail.com
Paper Submission / Press Liaison:	Laura Fujino	+1-416-418-3034	lcfujino@aol.com
Conference Operations:	Melissa Widerkehr	+1-301-527-0900	ISSCC@widerkehr.com

For further author information, see the ISSCC Website: http://isscc.org or contact Melissa Widerkehr (ISSCC@widerkehr.com)