0% found this document useful (0 votes)

256 views10 pages

Module Basic-Uvm Session8 Reporting

This document discusses UVM reporting macros and controlling report verbosity and actions in UVM. It covers: 1. The main UVM reporting macros - uvm_info, uvm_warning, uvm_error, and uvm_fatal - and how they are used from components, sequences, and modules. 2. Controlling report verbosity using verbosity levels and hierarchical paths. Higher verbosity shows more messages. 3. Setting report actions like suppression, display, logging to file, and stopping simulation for different severities and IDs. 4. Redirecting reports to an output file for later analysis.

Uploaded by

NavneetJha

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

256 views10 pages

Module Basic-Uvm Session8 Reporting

Uploaded by

NavneetJha

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 10

UVM Basics

Reporting

John Aynsley
CTO, Doulos
[email protected]
www.verificationacademy.com

The Report Macros

`uvm_info

("id", "message", verbosity)

`uvm_warning("id", "message")
`uvm_error

("id", "message")

`uvm_fatal

("id", "message")

From uvm_component

From uvm_sequence

From SystemVerilog module

Details of the Report

function void write(my_transaction t);
`uvm_info("ja", "Transaction received", UVM_NONE)

Severity

ID/Originator

File

Line

Message

Time

Verbosity

Hierarchical path

# UVM_INFO eg.sv(110) @ 100: uvm_test_top.m_env.m_driver [ja]

Transaction received
Message

Controlling Verbosity

`uvm_info("id", "message 1", UVM_NONE)

Always appear

`uvm_info("id", "message 2", UVM_LOW)

ùvm_info("id", "message 3", UVM_MEDIUM)
ùvm_info("id", "message 4", UVM_HIGH)
ùvm_info("id", "message 5", UVM_FULL)

Usually filtered out

uvm_top.set_report_verbosity_level_hier(UVM_LOW);
Top-level component

Applies to entire hierarchy

Output if verbosity <= UVM_LOW

Setting Actions

uvm_top.set_report_severity_action_hier(
UVM_INFO, UVM_NO_ACTION);
All info messages

Suppress messages

uvm_top.set_report_id_action_hier(
"ja", UVM_NO_ACTION);
Suppress all messages with ID = "ja"

Some Common Actions

UVM_NO_ACTION

Do nothing

UVM_DISPLAY

Send report to standard output (default)

UVM_LOG

Send report to a file

UVM_COUNT

Stop simulation when max count is reached (error)

UVM_EXIT

Finish simulation immediately (fatal)

UVM_STOP

Call $stop

Redirecting Reports to a File

file_h = $fopen("my.log", "w");

uvm_top.set_report_default_file_hier(file_h);
uvm_top.set_report_severity_action_hier(
UVM_INFO, UVM_DISPLAY + UVM_LOG);

_hier method must be called after build_phase

Summary 1

Separating tests from test bench

Configurable test bench

Summary 2

Layered sequences
Transaction-level communication

Reusable VIP

UVM Basics
Reporting

John Aynsley
CTO, Doulos
[email protected]
www.verificationacademy.com

Uvm New
No ratings yet
Uvm New
213 pages
UVM Class Notes Deepak Kumar Panda
100% (4)
UVM Class Notes Deepak Kumar Panda
186 pages
Doulos - UVM Golden Reference Guide (2013, Doulos LTD.) PDF
100% (1)
Doulos - UVM Golden Reference Guide (2013, Doulos LTD.) PDF
316 pages
UVM Basics for Newcomers
No ratings yet
UVM Basics for Newcomers
43 pages
Uvm Summary Code
No ratings yet
Uvm Summary Code
124 pages
UVM Message Display Guide
No ratings yet
UVM Message Display Guide
33 pages
Module 5 UVM Testbench
No ratings yet
Module 5 UVM Testbench
54 pages
UVM TestBench Memory Model Code
100% (1)
UVM TestBench Memory Model Code
20 pages
UVM-ML Quick Start Guide: 31 July, 2014
No ratings yet
UVM-ML Quick Start Guide: 31 July, 2014
21 pages
CBasedStimulus - Verification Academy
No ratings yet
CBasedStimulus - Verification Academy
10 pages
Introduction in Uvm: Daian Stein Junior Verification and Design Engineer at Ethergate Polytehnic University of Timisoara
100% (1)
Introduction in Uvm: Daian Stein Junior Verification and Design Engineer at Ethergate Polytehnic University of Timisoara
34 pages
Uvm Cookbook Recipe of The Month More-Uvm-Registers Tfitzpatrick PDF
No ratings yet
Uvm Cookbook Recipe of The Month More-Uvm-Registers Tfitzpatrick PDF
38 pages
Functional Coverage Development Tips Dos and Donts VH v10 I2
No ratings yet
Functional Coverage Development Tips Dos and Donts VH v10 I2
6 pages
UVM Test Termination Guide
100% (1)
UVM Test Termination Guide
24 pages
UVM Testbench Architecture Guide
No ratings yet
UVM Testbench Architecture Guide
6 pages
Advanced Uvm Session4 How TLM Works
No ratings yet
Advanced Uvm Session4 How TLM Works
19 pages
UVM Basics: Classes and Testbench
100% (1)
UVM Basics: Classes and Testbench
85 pages
Uvm Training Bangalore
No ratings yet
Uvm Training Bangalore
2 pages
UVM Questions
No ratings yet
UVM Questions
2 pages
Register This Experiences Applying UVM Registers
No ratings yet
Register This Experiences Applying UVM Registers
9 pages
System Verilog: Class Int Endclass
No ratings yet
System Verilog: Class Int Endclass
3 pages
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
No ratings yet
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
38 pages
Fun With Uvm Sequences Coding and Debugging - VH v15 I12
100% (1)
Fun With Uvm Sequences Coding and Debugging - VH v15 I12
11 pages
CES UVM 1.0 (3-Day) 2011 05 15
100% (1)
CES UVM 1.0 (3-Day) 2011 05 15
352 pages
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
No ratings yet
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
7 pages
Development of JTAG Verification IP in U PDF
No ratings yet
Development of JTAG Verification IP in U PDF
3 pages
2005-SNUG-Paper SystemVerilog Unique and Priority
No ratings yet
2005-SNUG-Paper SystemVerilog Unique and Priority
24 pages
1 Architecting Uvm Testbench
No ratings yet
1 Architecting Uvm Testbench
12 pages
Uvm by Praveen
No ratings yet
Uvm by Praveen
26 pages
SV TB Example 1671687516
No ratings yet
SV TB Example 1671687516
30 pages
Easier UVM 24
No ratings yet
Easier UVM 24
83 pages
Verilog FSM Coding & Interview Q&A
No ratings yet
Verilog FSM Coding & Interview Q&A
8 pages
UVM Interview Questions
No ratings yet
UVM Interview Questions
10 pages
SystemVerilog Assertions Guide
No ratings yet
SystemVerilog Assertions Guide
39 pages
SystemVerilog Veriflcation
No ratings yet
SystemVerilog Veriflcation
68 pages
I2c Verification
No ratings yet
I2c Verification
14 pages
System Verilog - Verification Methodology Manual
No ratings yet
System Verilog - Verification Methodology Manual
36 pages
DVClub Advanced Scoreboarding Techniques-Francois PDF
No ratings yet
DVClub Advanced Scoreboarding Techniques-Francois PDF
23 pages
Dual Port Ram Using Uvm
No ratings yet
Dual Port Ram Using Uvm
42 pages
Verilog Interview Questions Guide
No ratings yet
Verilog Interview Questions Guide
8 pages
Register Assistant User Manual Release v5.1 © 2010-2018 Mentor Graphics Corporation
100% (1)
Register Assistant User Manual Release v5.1 © 2010-2018 Mentor Graphics Corporation
274 pages
UVM Sequences
No ratings yet
UVM Sequences
13 pages
Introduction To SystemVerilog and Verification
No ratings yet
Introduction To SystemVerilog and Verification
107 pages
UVM HowTo
No ratings yet
UVM HowTo
93 pages
UVM 1.1 Class Reference Final 06062011
No ratings yet
UVM 1.1 Class Reference Final 06062011
852 pages
Reporting Function and Verbosity
No ratings yet
Reporting Function and Verbosity
16 pages
UVM - Reporting Mechanism
No ratings yet
UVM - Reporting Mechanism
8 pages
Part2 Vasudevan Uvm Tips and Tricks PDF
No ratings yet
Part2 Vasudevan Uvm Tips and Tricks PDF
59 pages
SystemVerilog Assertions & UVM Guide
No ratings yet
SystemVerilog Assertions & UVM Guide
3 pages
Uvm Hi Low3
No ratings yet
Uvm Hi Low3
3 pages
System Verilog and UVM Mapping UVM ROOT 1711457791
No ratings yet
System Verilog and UVM Mapping UVM ROOT 1711457791
3 pages
UVM Meeting 3 22-11-21
No ratings yet
UVM Meeting 3 22-11-21
22 pages
UVM and Coverage Driven Verification
No ratings yet
UVM and Coverage Driven Verification
95 pages
Cadence Introduction To Class Based UVM PDF
No ratings yet
Cadence Introduction To Class Based UVM PDF
95 pages
UVM - Reference Material
No ratings yet
UVM - Reference Material
158 pages
UVM Notes
No ratings yet
UVM Notes
63 pages
Verilab Dvcon Tutorial A
No ratings yet
Verilab Dvcon Tutorial A
138 pages
VLSI Verification With UVM
No ratings yet
VLSI Verification With UVM
33 pages
UVM Intro Day 1
No ratings yet
UVM Intro Day 1
5 pages
Uvm Notes
No ratings yet
Uvm Notes
89 pages

Module Basic-Uvm Session8 Reporting

Uploaded by

Module Basic-Uvm Session8 Reporting

Uploaded by

UVM Basics

The Report Macros

("id", "message", verbosity)

From SystemVerilog module

Details of the Report

# UVM_INFO eg.sv(110) @ 100: uvm_test_top.m_env.m_driver [ja]

`uvm_info("id", "message 1", UVM_NONE)

`uvm_info("id", "message 2", UVM_LOW)

Usually filtered out

Applies to entire hierarchy

Output if verbosity <= UVM_LOW

Some Common Actions

Send report to standard output (default)

Send report to a file

Stop simulation when max count is reached (error)

Finish simulation immediately (fatal)

Redirecting Reports to a File

file_h = $fopen("my.log", "w");

_hier method must be called after build_phase

Separating tests from test bench

Configurable test bench

You might also like