Datasheet of GS66516B
Datasheet of GS66516B
Features
• 650 V enhancement mode power switch
• Bottom-side cooled configuration
• RDS(on) = 25 mΩ
• IDS(max) = 60 A
• Ultra-low FOM Island Technology® die
• Low inductance GaNPX® package
• Easy gate drive requirements (0 V to 6 V)
• Transient tolerant gate drive (-20 / +10 V)
Package Outline Circuit Symbol
• Very high switching frequency (> 10 MHz)
• Fast and controllable fall and rise times
• Reverse current capability
• Zero reverse recovery loss
• Small 11 x 9 mm2 PCB footprint
• Source Sense (SS) pads for optimized gate drive
• Dual gate and source sense pads for optimal board layout
• RoHS 6 compliant
Applications Description
• High efficiency power conversion The GS66516B is an enhancement mode gallium
• High density power conversion nitride (GaN) on silicon power transistor. The
• AC-DC Converters properties of GaN allow for high current, high
• Bridgeless Totem Pole PFC
voltage breakdown and high switching frequency.
• ZVS Phase Shifted Full Bridge
GaN Systems implements patented Island
• Half Bridge topologies
• Synchronous Buck or Boost Technology® cell layout for high-current die
• Uninterruptable Power Supplies performance & yield. GaNPX® packaging enables
• Industrial Motor Drives low inductance & low thermal resistance in a small
• Single and 3Φ inverter legs package. The GS66516B is a bottom-side cooled
• Solar and Wind Power
transistor that offers very low junction-to-case
• Fast Battery Charging
thermal resistance for demanding high power
• DC-DC converters
• On Board Battery Chargers applications. These features combine to provide
• Traction Drive very high efficiency power switching.
Ordering Information
Ordering Packing Reel Reel
Package type Qty
code method Diameter Width
GS66516B-TR GaNPX® Bottom-Side Cooled Tape-and-Reel 2000 13” (330mm) 24mm
Electrical Characteristics cont’d (Typical values at TJ = 25 °C, VGS = 6 V unless otherwise noted)
Parameters Sym. Min. Typ. Max. Units Conditions
Turn-On Delay tD(on) 4.6 ns
VDD = 400 V
Rise Time tR 12.4 ns VGS = 0 - 6 V
Turn-Off Delay tD(off) 14.9 ns ID = 16 A, RG(ext) = 5 Ω
TJ = 25 °C (note 6)
Fall Time tF 22 ns
VDS = 400 V
Output Capacitance Stored Energy EOSS 14.1 µJ VGS = 0 V
f = 1 MHz
VDS = 400 V, IDS = 20 A
Switching Energy during turn-on Eon 134.1 µJ
VGS = 0-6 V, RG(on) = 10 Ω
RG(off) = 1 Ω
L = 120 µH
Switching Energy during turn-off Eoff 14.7 µJ
LP = 10 nH (notes 7, 8)
(6) See Figure 12 for timing test circuit diagram and definition waveforms.
(7) LP is the switching circuit parasitic inductance.
(8) See Figure 13 for switching test circuit.
Figure 1: Typical IDS vs. VDS @ TJ = 25 ⁰C Figure 2: Typical IDS vs. VDS @ TJ = 150 ⁰C
Figure 5: Typical IDS vs. VDS @ VGS = 6 V Figure 6: Typical VGS vs. QG @ VDS = 100, 400 V
Figure 7: Typical CISS, COSS, CRSS vs. VDS Figure 8: Typical COSS Stored Energy
Figure 9: Typical ISD vs. VSD Figure 10: Typical IDS vs. VGS
Figure 11: Normalized RDS(on) as a function of TJ Figure 12: Safe Operating Area @ Tcase = 25 °C
Figure 13: Derating vs. Case Temperature Figure 14: Transient Thermal Impedance
Test Circuits
VDS
VDD 90%
RL
VDS
D
VGS
RG DUT
G
10%
S VGS
tr tf
td(on) td(off)
VDD
D
L
G
VDS
RG(ON) D ID
VGS
RG(OFF) G DUT
S
1/2LP
Application Information
Gate Drive
The recommended gate drive voltage is 0 V to + 6 V for optimal RDS(on) performance and long life. The absolute
maximum gate to source voltage rating is specified to be +7.0 V maximum DC. The gate drive can survive
transients up to +10 V and – 20 V for pulses up to 1 µs. These specifications allow designers to easily use 6.0 V
or even 6.5 V gate drive settings. At 6 V gate drive voltage the enhancement mode high electron mobility
transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but
may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to
turn off. Negative gate bias ensures safe operation against the voltage spike on the gate, however it increases
the reverse conduction loss. For more details, please refer to the gate driver application note GN001, Application
Guide – Design with GaN Enhancement Mode HEMT” at www.gansystems.com
Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate.
Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance, RG(OFF) is
recommended for better immunity to cross conduction. Please see the gate driver application note (GN001) for
more details.
A standard MOSFET driver can be used as long as it supports 6 V for gate drive and the UVLO is suitable for 6 V
operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed.
GaN Systems E-HEMTs have significantly lower QG when compared to equally sized RDS(on) MOSFETs, so high
speed can be reached with smaller and lower cost gate drivers.
Some non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive due to their high under-
voltage lockout threshold. Also, a simple bootstrap method for high side gate drive may not be able to provide
tight enough tolerance on the gate voltage. Therefore, special care should be taken when you select and use
half bridge drivers. Please see the gate driver application note, (GN001), for more details.
Parallel Operation
Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the
drive loop length to each device as short and equal length as possible.
GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to
balance the current. However, special care should be taken in the driver circuit and PCB layout since the device
switches at very high speed. It is recommended to have a symmetric PCB layout and equal gate drive loop
length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a
small gate resistor (1-2 Ω) on each gate is strongly recommended to minimize the gate’s parasitic oscillation.
Source Sensing
The GS66516B has two dedicated source sense pads. The GaNPX® packaging utilizes no wire bonds so the source
connection is very low inductance. The dedicated source sense pin will further enhance performance by
eliminating the common source inductance if a dedicated gate drive signal kelvin connection is created. This
can be achieved by connecting the gate drive signal from the driver to the gate pad on the GS66516B and
returning from the source sense pad on the GS66516B to the driver ground reference.
Thermal
The substrate is internally connected to the source/thermal pad on the bottom-side of the GS66516B. The
transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive
as the thermal pad. However, adding more copper under the Drain pad will improve thermal performance by
reducing the package temperature.
Thermal Modeling
RC thermal models are available for customers that wish to perform detailed thermal simulation using SPICE.
The thermal models are created using the Cauer model, an RC network model that reflects the real physical
property and packaging structure of our devices. This approach allows our customers to extend the thermal
model to their system by adding extra Rθ and Cθ to simulate the Thermal Interface Material (TIM) or Heatsink.
RC breakdown of RΘJC
Rθ (°C/W) Cθ (W∙s/°C)
Rθ1 = 0.008 Cθ1 = 1.48E-04
Rθ2 = 0.124 Cθ2 = 1.37E-03
Rθ3 = 0.130 Cθ3 = 12.0E-03
Rθ4 = 0.008 Cθ4 = 3.7E-03
For more detail, please refer to Application Note GN007 “Modeling Thermal Behavior of GaN Systems’ GaNPX™
Using RC Thermal SPICE Models” available at www.gansystems.com
Reverse Conduction
GaN Systems enhancement mode HEMTs do not have an intrinsic body diode and there is zero reverse recovery
charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending
on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to
achieve reverse conduction performance.
On-state condition (VGS = +6 V): The reverse conduction characteristics of a GaN Systems enhancement mode
HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and
exhibits a channel resistance, RDS(on), similar to forward conduction operation.
Off-state condition (VGS ≤ 0 V): The reverse characteristics in the off-state are different from silicon MOSFETs as
the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage,
with respect to the drain, VGD, exceeds the gate threshold voltage. At this point the device exhibits a channel
resistance. This condition can be modeled as a “body diode” with slightly higher VF and no reverse recovery
charge.
If negative gate voltage is used in the off-state, the source-drain voltage must be higher than VGS(th)+VGS(off) in
order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop “VF” and
hence increase the reverse conduction loss.
Blocking Voltage
The blocking voltage rating, BVDS, is defined by the drain leakage current. The hard (unrecoverable) breakdown
voltage is approximately 30 % higher than the rated BVDS. As a general practice, the maximum drain voltage
should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus
do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and doesn’t change
with negative gate voltage. A transient drain-to-source voltage of 750 V for 1 µs is acceptable.
Package Dimensions
Authorized Distributor
GaN Systems:
GS66516B-E01-MR