Scribd
Upload
527 views

09-Algorithms For Vlsi Design Automation

This document contains questions that appear to be from an exam on algorithms for VLSI design automation. It includes questions about: 1. Important entities in VLSI design and design actions. 2. The unit-size placement problem and methods for finding optimal solutions to combinatorial optimization problems. 3. Pseudo-code descriptions of Tabu search and genetic algorithms. 4. Allocation, assignment, and scheduling algorithms in high-level synthesis as well as optimization issues. 5. Performing high-level transformations on data flow graphs. 6. FPGA technologies and the physical design cycle for FPGAs. 7. Classifying and designing multichip modules.

Uploaded by

roobet
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
527 views

09-Algorithms For Vlsi Design Automation

This document contains questions that appear to be from an exam on algorithms for VLSI design automation. It includes questions about: 1. Important entities in VLSI design and design actions. 2. The unit-size placement problem and methods for finding optimal solutions to combinatorial optimization problems. 3. Pseudo-code descriptions of Tabu search and genetic algorithms. 4. Allocation, assignment, and scheduling algorithms in high-level synthesis as well as optimization issues. 5. Performing high-level transformations on data flow graphs. 6. FPGA technologies and the physical design cycle for FPGAs. 7. Classifying and designing multichip modules.

Uploaded by

roobet
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

www.jntuworld.

com
R09
Code No: D109115704
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
M.Tech I Semester Regular Examinations March 2010
ALGORITHMS FOR VLSI DESIGN AUTOMATION
(COMMON TO EMBEDDED SYSTEMS & VLSI DESIGN, VLSI & EMBEDDED
SYSTEMS, VLSI SYSTEM DESIGN / VLSI DESIGN /VLSI)
Time: 3hours Max.Marks:60
Answer any five questions
All questions carry equal marks
---

1.a) Explain about the most important entities in VLSI Design.


b) How are the actions involved to design VLSI circuit to be grouped? Explain about Design
Actions.

2.a) Explain about the unit-size placement problem.


b) What are the two methods for finding the optimal solution of a combinatorial
optimization problem? Explain.

3.a)
b)
L D
Give a Pseudo-code description of Tabu search and explain the same.
Give an example for a genetic algorithm and explain the same.

4.a)

b)
synthesis.
O R
Explain about Allocation, Assignment and Scheduling of Algorithms in high-level

Explain about optimization issues in High-level synthesis.

5.
W
With an example explain how high level transformations can be carried out on Data Flow

U
Graphs. What are the advantages and limitations?

6.a)
b)

N T
Explain about various FPGA Technologies with necessary diagrams.
What are the various steps in the physical Design cycle of FPGA’s? Explain.

7.a)

8.
b)
J
How Multichip Modules are classified? Explain about MCM physical Design cycle.
How MCM portioning is carried out? Explain with the help of a system graph.

Write notes on any TWO:


i) Pin distribution and routing in MCM’s.
ii) Binary-Decision Diagrams.
iii) Integer Linear Programs.

---o0o---

www.jntuworld.com

You might also like