H110M-D Repair Guide
ELF
2015/11/24
1. BLOCK DIAGRAM
2. POWER FLOW
3. POWER ON SEQUENCE
4. Timing Diagram for G3 to S5
Timing Diagram for S5 to S0/M0
5. Frequency Flow
6. Socket reflow profile
7. Lead-Free Rework Thermo profile Graphic for BGA & Chipset
Except for body temp, all temperatures are measured with thermo couples inside solder
joints, for better accuracy
Primary Factors for Successful Rework:
•Flux formulation and solder paste formulation and volume
•A capable thermal reflow profile
•Proper PCB pad solder preparation/wicking (clean-up of the residual solder
from the PCB pads)
Caution: Always remove batteries and thermal solutions following the system
design disassembly process steps prior to BGA rework to avoid damaging the BGA.
View this Intel®BGA / Socket Rework Video (10 minutes in length):
http://link.brightcove.com/services/player/bcpid1409165005001?bckey=AQ~~,AAA
AqwZd9wk~,X1Exj3sUi-03b71FGkEmVWbi4T4yGcor&bctid=1519232885001
8. MB Baking Time: 120〬C, 8 hours
BGA Baking Time:
9. Voltage Measure Point
Voltage Measure Point
Station Net Name Diode resistance
PU702 +3VSB_ATX 336
PQ605 +5VSB 501
PL201 VCCGT 486
PL704 VCCIO 506
ATX12V +12V_CPU 558
TPM +3VSB 329
PC550 VTT_DDR 429
EATXPWR +5VSB_ATX 602
PQ611 +5VSB_DUAL 532
EATXPWR +12V 533
EATXPWR +5V 446
PQ403 +3V 329
10.Signal Measure Point
Signal Measure Point
Station Sequence Net Name Diode resistance
SR120 S_RTCRST# 782
1
SR121 S_SRTCRST# 782
NA 2 AC Power Switch ON NA
PQ605 +5VSB 501
3
TPM +3VSB 329
SR80 3.1 S_DPWROK 18
SR80 4 O_RSMRST# 18
O1R14 5 PWRBTN# 851
O1R15 6 O_IOPWRBTN# 559
O1R11 7/4.2 S_SLP_S3# 556
NA 7 S_SLP_A# NA
NA 7.1 S_SLP_LAN# NA
PQ532 8/4.1 S_SLP_S4# 595
EATXPWR 9 ATX_PSON#_R 549
EATXPWR 12V 533
EATXPWR 10 5V 446
PQ403 3V 329
NA 11 P_PWROK_PS NA
O1R12 12 O_PWROK 35
SR75 13 H_CPUPWRGD 521
HR210 H_SVID_DATA 515
14
PR109 H_SVID_CLK 519
PC168 15 VCORE 441
SQ6 16 P_VR_READY_10 510
TPM 17 S_PLTRST# 503
ESDC3 18 H_CPURST# 508
XC74 O_X1_RST# 586
19
XC71 O_X16_RST# 587
