Scribd
Upload
35 views2 pages

COA__SYLLABUS

The document outlines the course structure for 'Computer Organization & Architecture' for B.Tech 4th semester students, detailing objectives, modules, and outcomes. It covers topics such as CPU architecture, memory systems, I/O devices, pipelining, and parallel processing. The course aims to equip students with practical skills in designing and analyzing computer systems and includes references for further reading.

Uploaded by

Himanshu Jain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
35 views2 pages

COA__SYLLABUS

The document outlines the course structure for 'Computer Organization & Architecture' for B.Tech 4th semester students, detailing objectives, modules, and outcomes. It covers topics such as CPU architecture, memory systems, I/O devices, pipelining, and parallel processing. The course aims to equip students with practical skills in designing and analyzing computer systems and includes references for further reading.

Uploaded by

Himanshu Jain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

CODE: PCC-CS-402

SUBJECT NAME: COMPUTER ORGANIZATION & ARCHITECTURE


NO OF CREDITS: 3
B.TECH 4th SEMESTER SESSIONAL: 25
L T P THEORY EXAM: 75
3 0 0 TOTAL : 100
Pre-requisites: Digital Electronics

Course Objectives: To expose the students to the following:

1. How Computer Systems work and the basic principles.


2. Concept of computer architecture and Micro programming.
3. The basic principles for accessing I/O devices and memory unit.
4. Concepts of advanced processors, parallel and pipelining techniques.

MODULE-1:
Functional blocks of a computer: CPU, memory, input-output subsystems, control unit.
Instruction set architecture of a CPU – registers, instruction execution cycle, RTL interpretation
of instructions, addressing modes, instruction set. Case study – instruction sets of some common
CPUs.
Data representation: signed number representation, fixed and floating point representations,
character representation. Computer arithmetic – integer addition and subtraction, ripple carry
adder, carry look-ahead adder, etc. multiplication – shift-and add, Booth multiplier, carry save
multiplier, etc. Division restoring and non-restoring techniques, floating point arithmetic.
MODULE-2:
Introduction to x86 architecture.
CPU control unit design: hardwired and micro-programmed design approaches, Case study –
design of a simple hypothetical CPU.
Memory system design: semiconductor memory technologies, memory organization.
Peripheral devices and their characteristics: Input-output subsystems, I/O device interface,
I/O transfers – program controlled, interrupt driven and DMA, privileged and non-privileged
instructions, software interrupts and exceptions. Programs and processes – role of interrupts in
process state transitions, I/O device interfaces – SCII, USB
MODULE-3:
Pipelining: Basic concepts of pipelining, throughput and speedup, pipeline hazards.
Parallel Processors: Introduction to parallel processors, Concurrent access to memory and cache
coherency.
MODULE-4:
Memory organization: Memory interleaving, concept of hierarchical memory organization, cache
memory, cache size Vs block size, mapping functions, replacement algorithms, write policies.

Course Outcomes:

After completion of this course, the students will be able to perform the following:

1. Draw the functional block diagram of single bus architecture of a computer and describe
the function of the instruction execution cycle, RTL interpretation of instructions,
addressing modes, instruction set.
2. Write assembly language program for specified microprocessors using different data
representations.
3. Design the ALU, Control Unit and CPU of a computer system.
4. Design a memory module and analyze its operation by interfacing with a given CPU
organization and instruction
5. Given a CPU organization, assess its performance, and apply design techniques to
enhance performance using pipelining, parallelism and RISC methodology.

REFERENCES:

1. “Computer Organization and Design: The Hardware/Software Interface”, 5th


Edition by David A. Patterson and John L. Hennessy, Elsevier.
2. “Computer Organization and Embedded Systems”, 6th Edition by Carl Hamacher,
McGraw Hill Higher Education.
3. “Computer Architecture and Organization”, 3rd Edition by John P. Hayes
WCB/McGraw-Hill
4. “Computer Organization and Architecture: Designing for Performance”, 10th
Edition by William Stallings, Pearson Education.
5. “Computer System Design and Architecture”, 2nd Edition by Vincent P. Heuring
and Harry F. Jordan, Pearson Education.

You might also like