Skip to content

This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs

Notifications You must be signed in to change notification settings

SuperCcyerer/cnn_hardware_acclerator_for_fpga

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

32 Commits
 
 
 
 
 
 

Repository files navigation

cnn_hardware_acclerator_for_fpga

This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs

Target device: Xilinx Virtex 7 FPGA

Software Tools :

Design - Xilinx Vivado 2017

Verification - Python 3.6 for scripting and Xilinx ISE 14.7 command line tools.

convolver

pooler

About

This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 73.9%
  • Python 26.1%