Skip to content
View XuaShine's full-sized avatar
0 followers · 1 following

Block or report XuaShine

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-parser verilog-parser Public

    Forked from ben-marshall/verilog-parser

    A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.

    C

  2. Basic-SIMD-Processor-Verilog-Tutorial Basic-SIMD-Processor-Verilog-Tutorial Public

    Forked from zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial

    Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first …

    Verilog

  3. USTC-RVSoC USTC-RVSoC Public

    Forked from WangXuan95/USTC-RVSoC

    An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。

    SystemVerilog

  4. learning-systemVerilog learning-systemVerilog Public

    Forked from yuxiang660/learning-systemVerilog

    learning notes of SystemVerilog与功能验证

    SystemVerilog

  5. risc-v-processor-sv risc-v-processor-sv Public

    Forked from pastchick3/risc-v-processor-sv

    A simple RISC-V processor for learning, written in SystemVerilog.

    SystemVerilog

  6. bch_verilog bch_verilog Public

    Forked from russdill/bch_verilog

    Verilog based BCH encoder/decoder

    Verilog