Skip to content
View nathanrossi's full-sized avatar
  • Brisbane, Australia

Block or report nathanrossi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Generate Zynq configurations without using the vendor GUI

Python 30 Updated Jul 5, 2023

User-friendly explanation of Yosys options

113 9 Updated Sep 25, 2021

Logicbone ECP5 Development Board

KiCad Layout 117 11 Updated Jun 27, 2020

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,221 708 Updated Jun 12, 2025

Small, but powerful FPGA development board based on the Lattice ECP5.

73 16 Updated Jun 2, 2019

ice40 USB Analyzer

Verilog 58 8 Updated Aug 8, 2020

Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!

222 22 Updated Jan 10, 2023

Scots Army Knife for electronics

Python 2,012 205 Updated Jun 29, 2025

USB Full-Speed core written in migen/LiteX

Python 42 9 Updated Mar 14, 2019

Yosys Open SYnthesis Suite

C++ 3,892 969 Updated Jun 30, 2025

i3-compatible Wayland compositor

C 15,619 1,167 Updated Jun 28, 2025

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Jupyter Notebook 290 114 Updated Jun 10, 2025

Documenting the Xilinx 7-series bit-stream format.

Python 807 156 Updated Jun 5, 2025

A DBus daemon to configure input devices, mainly high-end and gaming mice

C 2,261 278 Updated May 11, 2025

A flexible Python 2/3 Kconfig implementation and library

Python 482 164 Updated Sep 22, 2023

A project to disassemble the KBParadise V60 Mini keyboard firmware.

C 26 2 Updated Jan 30, 2019

SKiDL is a module that extends Python with the ability to design electronic circuits.

Python 1,182 139 Updated Jun 22, 2025
Python 25 1 Updated Sep 27, 2018

Small footprint and configurable DRAM core

Python 422 125 Updated May 26, 2025

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 779 277 Updated May 11, 2025

VHDL 2008/93/87 simulator

VHDL 2,581 385 Updated Jun 24, 2025

TBM Bare metal tests

C 17 6 Updated Jun 3, 2025

🌊 Digital timing diagram rendering engine

JavaScript 3,190 384 Updated Jan 29, 2025

The original high performance and small footprint system-on-chip based on Migen™

Python 329 90 Updated May 13, 2025

A .NET command line parser

C# 3 1 Updated Dec 31, 2014

HDL Toolkit

C# 4 1 Updated May 11, 2013