Pinned Loading
-
cornell-brg/pymtl3-net
cornell-brg/pymtl3-net PublicProject repo for the POSH on-chip network generator
-
pnnl/OpenCGRA
pnnl/OpenCGRA PublicOpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
-
CGRA-Mapper
CGRA-Mapper PublicAn LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
-
596 contributions in the last year
Skip to contributions year listDay of Week | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | April Apr | May May | June Jun | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Activity overview
Loading
Contribution activity
June 2025
Created 44 commits in 2 repositories
Created a pull request in coredac/dataflow that received 2 comments
Opened 11 other pull requests in 1 repository
coredac/dataflow
11
merged
-
Prototyping MRRG mapping
This contribution was made on Jun 28
-
Construct MRRG
This contribution was made on Jun 24
-
Prototyping architecture modeling
This contribution was made on Jun 23
-
Re-organize mapping util functions
This contribution was made on Jun 19
-
Introduce grant_always operation
This contribution was made on Jun 18
-
Handle non-arg live-in depending on a NOT cond
This contribution was made on Jun 18
-
Provide grant_predicate and calculate RecMII
This contribution was made on Jun 17
-
Enable loop ctrl with placeholder for SSA and backward ctrl move
This contribution was made on Jun 15
-
Avoid unnecessary phi
This contribution was made on Jun 15
-
Handle block without argument but directly leveraging previous ops as liveins
This contribution was made on Jun 15
-
Prototype ctrl to data transformation
This contribution was made on Jun 12
Reviewed 23 pull requests in 5 repositories
coredac/dataflow
18 pull requests
-
Refactor the Ctrl to Data Flow Implementation Logic
This contribution was made on Jun 30
-
Enable nested loop ctrl2data flow transforms
This contribution was made on Jun 25
-
Construct MRRG
This contribution was made on Jun 24
-
Prototyping architecture modeling
This contribution was made on Jun 24
-
Enable end2end affine-to-neura lowering
This contribution was made on Jun 20
-
Re-organize mapping util functions
This contribution was made on Jun 20
-
Add Bert-kernel tests & Lower Arith2Neura
This contribution was made on Jun 20
-
Introduce grant_always operation
This contribution was made on Jun 19
-
Add neura-compiler
This contribution was made on Jun 18
-
Raise the LLVM release to 20.1.7
This contribution was made on Jun 18
-
Provide grant_predicate and calculate RecMII
This contribution was made on Jun 17
-
Lower Affine Dialect to Nerua Dialect
This contribution was made on Jun 17
-
add support of neura.PhiOp in interpreter
This contribution was made on Jun 17
-
add arith to neura for fmul
This contribution was made on Jun 15
-
Prototype ctrl to data transformation
This contribution was made on Jun 12
-
Provide predicated data type
This contribution was made on Jun 10
-
add the fmul into the intepreter
This contribution was made on Jun 5
-
support llvm_fsub
This contribution was made on Jun 3
tancheng/VectorCGRA
2 pull requests
-
[feat] Add multi-cycle FUs
This contribution was made on Jun 16
-
Workaround for sv2v Flattening Arrays into One-dimensional Vectors
This contribution was made on Jun 11
tancheng/CGRA-Flow
1 pull request
-
Multi cgra UI
This contribution was made on Jun 24
tancheng/mflowgen
1 pull request
-
Fix design name casing in parameters for construct function
This contribution was made on Jun 16
tancheng/CGRA-Mapper
1 pull request
-
[Support] ctrl-flow fusion (including nested-for loop and nested-if/else)
This contribution was made on Jun 7
Created an issue in tancheng/VectorCGRA that received 3 comments
[P1] Introduce grant operations
Based on the IR representation (coredac/dataflow#45), I feel grant operations are necessary to serve as first-class basic operations that supported…
3
comments
Opened 11 other issues in 1 repository
coredac/dataflow
6
open
5
closed
-
[P1] A simulator to respect arch specs and the instructions generated by codegen
This contribution was made on Jun 29
-
[P1] A pass to merge two targeted functions into one
This contribution was made on Jun 29
-
[P1] Investigate/refactor the cost/award estimation for mapping
This contribution was made on Jun 28
-
[P1] Model dataflow accelerator based on specs
This contribution was made on Jun 19
-
[P1] grant_always might be needed
This contribution was made on Jun 18
-
[P1] Interpreting for loop in dataflow style
This contribution was made on Jun 17
-
[P1] Conditional branch successor block didn't depend on condition
This contribution was made on Jun 17
-
[P1] Termination condition
This contribution was made on Jun 15
-
[P1] A canonicalization pass
This contribution was made on Jun 15
-
Ctrl to data flow transformation -- LLVM IR level
This contribution was made on Jun 13
-
[P2] All ops from MLIR.arith should be covered
This contribution was made on Jun 2
Started 2 discussions in 1 repository
coredac/dataflow
coredac/dataflow
-
Ctrl flow to data flow
This contribution was made on Jun 6
-
Pattern matching
This contribution was made on Jun 6