Skip to content
View wangyuxiao2000's full-sized avatar

Block or report wangyuxiao2000

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ccsds-ldpc ccsds-ldpc Public

    ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)

    Verilog 20 2

  2. interleaver interleaver Public

    Block interleaver for digital communication.(Verilog)

    Verilog 4

  3. uart uart Public

    UART with the AXIS interface.(Verilog)

    Verilog 3 1

  4. dma_loopback dma_loopback Public

    Dma_loopback for PYNQ.(HLS)

    Tcl 2

  5. spi spi Public

    SPI master with AXIS/AXI-Lite interface.(HLS+Verilog)

    Tcl 2

  6. mux2_1 mux2_1 Public

    Data selector with AXIS interface.

    Tcl 1