Skip to content

Pull requests: intel/intel-xpu-backend-for-triton

New pull request New
28 Open 3,340 Closed
28 Open 3,340 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Generate native code using L0 sdk instead of ocloc
#5342 opened Oct 17, 2025 by anmyachev Loading…
1
5
[CI][sglang] Add benchmark from sglang
#5341 opened Oct 17, 2025 by Egor-Krivov • Draft
Create a Fuser utility designed to fuse operations in the same DefUseChain
#5332 opened Oct 16, 2025 by etiotto Loading…
1
@etiotto
4
[NFI]: XPUBackend refactoring to facilitate arch-specific implementations
#5329 opened Oct 16, 2025 by AndreyPavlenko Loading…
2
[DO NOT MERGE][CI] check 2dblock asserts
#5326 opened Oct 16, 2025 by januszjah • Draft
Add one autotuning config to the flex attention benchmark
#5303 opened Oct 14, 2025 by admitric Loading…
6
topk backward vectorized
#5296 opened Oct 13, 2025 by dev-tomek • Draft
1
2
[mxfp] Reland remove col-major assert for mx weight
#5285 opened Oct 10, 2025 by wdziurdz • Draft
1
7
[RemoveLayoutConversions]: Failure to compile loop yielding result consumed by reduce operation
#5262 opened Oct 6, 2025 by etiotto • Draft
@etiotto
[Draft] Add a new stage to generate zebin to align CUDA stages in triton.compile
#5189 opened Sep 25, 2025 by chengjunlu • Draft
1
9
Enable bfloat16 unit tests
#5163 opened Sep 23, 2025 by whitneywhtsang Loading…
1
@whitneywhtsang
3
Enable triton kernels matmul tests
#5128 opened Sep 17, 2025 by wdziurdz Loading…
1
@wdziurdz
5
WIP: Generate FMA loop
#5097 opened Sep 12, 2025 by etiotto • Draft
@etiotto
7
[DEBUG] Improve handling ZE_RESULT_ERROR_INVALID_KERNEL_NAME errors
#5090 opened Sep 12, 2025 by anmyachev • Draft
1
Test 24.04 + DLE 2025.2.1
#4981 opened Aug 28, 2025 by kwasd • Draft
[Draft] Transpose 2d load.
#4870 opened Aug 11, 2025 by chengjunlu • Draft
1
9
[Draft] Support the globaltimer and smid on Intel Arch
#4816 opened Jul 31, 2025 by chengjunlu • Draft
4
remove memory type check
#4767 opened Jul 23, 2025 by mayuyuace Loading…
3
[LoadStoreToLLVM] Refactor the 2D block load lowering.
#4615 opened Jul 4, 2025 by chengjunlu • Draft
1
9
[DRAFT] Subgroup 2D Block IO lowering example for AxB GEMM
#4608 opened Jul 2, 2025 by alexbaden • Draft
Store transpose attribute in Subgroup2DBlockIO layouts
#4549 opened Jun 20, 2025 by alexbaden • Draft
1
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527 opened Jun 18, 2025 by chengjunlu Loading…
2
@etiotto @chengjunlu
18
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500 opened Jun 13, 2025 by alexbaden • Draft
1
1
Clean up Intel specific code in the common TritonGPU dialect source file. upstream: triton
#4469 opened Jun 10, 2025 by chengjunlu • Draft
1
@chengjunlu
5
Convert block ptr type layouts to Subgroup2DBlockEncoding layouts
#4463 opened Jun 9, 2025 by alexbaden • Draft
1
68
ProTip! Follow long discussions with comments:>50.