Tags: yubingex007-a11y/llvm
Tags
[SYCL] Add support multidimensional subscript for atomic accessor (in… …tel#3473) Signed-off-by: mdimakov <[email protected]>
[SYCL][Doc] Update C++ standard support in GSG (intel#3478) * DPC++ compiler builds applications as C++17 apps and higher
[SYCL][L0] Support DPC++ extension Queue Order Properties. (intel#3483) Return back "[SYCL][L0] Support DPC++ extension Queue Order Properties. (intel#3396)" reverted earlier in (intel#3479) Added fix for the segfault happening due to wait on an already released event. The related test SYCL/InorderQueue/in_order_event_release.cpp is added in llvm-test-suite. Signed-off-by: rbegam [email protected]
Revert "[SYCL][L0] Support DPC++ extension Queue Order Properties. (i… …ntel#3396)" (intel#3479) This reverts commit 5bc3cb2 done in PR#3396 due to issues found.
[SYCL] Replace spec constants 2020 with RT-provided values in sycl-po… …st-link (intel#3430) By doing this change, SpecConstantsPass starts to replace scalar specialization constants with a user-provided value from RT (instead of using C++ default initialization value) for AOT mode. This is done with the new intrinsic __sycl_getScalar2020SpecConstantValue: the 3rd argument RTBuffer is a pointer to a runtime buffer, which holds values of all specialization constants.
[SYCL][NFC] Fix kernel_lambda_with_kernel_handler_arg.cpp test (intel… …#3467) This patch avoids running this test on the host device as spec constants for host device are not implemented yet. Instead, it runs with OpenCL CPU because low-level runtime and devices are not important here - the impl is backend-agnostic.
[ESIMD] Let ESIMD attributes not depend on -fsycl-explicit-simd (inte… …l#3446) This is one of the final patches to support mixing SYCL and ESIMD kernels. In the end, we want to get rid of `-fsycl-explicit-simd` option and unify the two modes: regular SYCL and ESIMD. This patch eliminates one of the dependencies on the `-fsycl-explicit-simd` flag, allowing to use ESIMD attributes without it.
[SYCL][FPGA] Update LSU builtins template to allow multi_ptr (intel#3321 ) Updated LSU headers to allow multi_ptr instead of global_ptr. Added address space checks to builtins.
[SYCL][FPGA] Drop the duplicate attribute when adding or merging (int… …el#3389) This patch drops a duplicate attribute when adding or merging for FPGA attributes below: 1. [[intel::private_copies()] 2. [[intel::max_replicates()]] 3. [[intel::reqd_sub_group_size()]] 4. [[intel::num_simd_work_items()]] 5. [[intel::loop_fuse()]] 6. [[intel::loop_fuse_independent()]] 7. [[intel::no_global_work_offset()]] 8. [[intel::scheduler_target_fmax_mhz()]] Also adds tests for each of the attributes with duplicate arguments. Signed-off-by: Soumi Manna <[email protected]>
Revert "Enable cfg-printer LLVM lit tests only if LLVM linked statica… …lly (intel#1479)" (intel#3399) This reverts commit ff0b066.
PreviousNext