Skip to content

Pull requests: OpenXiangShan/XiangShan

New pull request New
86 Open 4,366 Closed
86 Open 4,366 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

fix(resolve): enqueue branch slot index
#5092 opened Oct 2, 2025 by Yan-Muzi Loading…
feat(Bpu): add BpTrace module: frontend Bpu, Ftq, Ifu, ICache, IBuffer module: tool difftest, gsim, XSpdb, Makefiles, scripts, etc. topic: verification To make function/performance verification easier
#5091 opened Sep 30, 2025 by ngc7331 • Draft
fix(tage): BaseTable use Queue and fix some typos
#5090 opened Sep 30, 2025 by TheKiteRunner24 • Draft
fix(tage): fix providerIdxOH module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5086 opened Sep 29, 2025 by TheKiteRunner24 Loading… kmh-v3
fix(amocas): amocas should not respond to interrupts and flushpipe module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan note: do not squash (PR) For maintainer: please use rebase-and-merge instead of squash-and-merge topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5084 opened Sep 28, 2025 by Anzooooo Loading…
2
feat(writebuffer): support multiple write port write module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5081 opened Sep 28, 2025 by sleep-zzz Loading… kmh-v3
fix simfrontend and prefetch assert module: frontend Bpu, Ftq, Ifu, ICache, IBuffer module: memory Memblock, DCache, TLB, Prefetcher, coupledL2, huancun module: tool difftest, gsim, XSpdb, Makefiles, scripts, etc. note: do not squash (PR) For maintainer: please use rebase-and-merge instead of squash-and-merge topic: usability To make XiangShan easier to use
#5080 opened Sep 28, 2025 by Anzooooo Loading…
1
fix(Closecompress): when rob compress close, fusion which cross two ftq should be cancompressed module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5079 opened Sep 28, 2025 by lewislzh Loading… kmh-v3
1
timing(alu): fix alu timing to support 6 alu module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan topic: timing To fix bad timing
#5078 opened Sep 28, 2025 by sinceforYy Loading… kmh-v3
2
feat(perfcct): Add disassembler query and fixes module: tool difftest, gsim, XSpdb, Makefiles, scripts, etc.
#5077 opened Sep 26, 2025 by cyyself Loading…
7
refactor(predecode): use branchAttribute instead of brType module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: code quality To make code more readable & maintainable
#5076 opened Sep 26, 2025 by ngc7331 Loading… kmh-v3
1
refactor(Bpu): use compareMatrix module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: code quality To make code more readable & maintainable
#5075 opened Sep 26, 2025 by ngc7331 Loading… kmh-v3
2
fix(Bitmap): fix bitmap check result wakeup l0BitmapReg logic
#5073 opened Sep 26, 2025 by yxtx1994 Loading…
fix(Bpu): remove abtbMeta from BpuMeta and add FastTrain IO module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: code quality To make code more readable & maintainable
#5070 opened Sep 25, 2025 by TheKiteRunner24 • Draft kmh-v3
fix(CSR, NMI): fix the logic for gating nmi module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5067 opened Sep 25, 2025 by sinceforYy Loading… kmh-v3
feat(ittage): add writeBuffer & resolve training module: frontend Bpu, Ftq, Ifu, ICache, IBuffer note: do not squash (PR) For maintainer: please use rebase-and-merge instead of squash-and-merge topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5066 opened Sep 25, 2025 by Gao-Zeyu Loading… kmh-v3
feat(ifu): merge predChecker two-fetch writeback into a single redirect interface. module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: code quality To make code more readable & maintainable
#5064 opened Sep 24, 2025 by my-mayfly Loading… kmh-v3
1
feat(sc): add sc skeleton module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5062 opened Sep 24, 2025 by sleep-zzz Loading… kmh-v3
feat(abtb): support fast predict when s3 override module: frontend Bpu, Ftq, Ifu, ICache, IBuffer topic: performance To improve performance
#5061 opened Sep 24, 2025 by TheKiteRunner24 • Draft kmh-v3
test Bpu s3 override module: frontend Bpu, Ftq, Ifu, ICache, IBuffer note: testing (PR) For maintainer: this is for CI test, do not merge topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5057 opened Sep 23, 2025 by ngc7331 • Draft
citest
#5051 opened Sep 22, 2025 by xiaofeibao-xjtu • Draft
perf(pf): add berti prefetch module: memory Memblock, DCache, TLB, Prefetcher, coupledL2, huancun topic: performance To improve performance
#5049 opened Sep 21, 2025 by Maxpicca-Li • Draft kmh-v3
Uart16550 intgration
#5047 opened Sep 20, 2025 by ARN1954 • Draft
@cebarobot
fix(LoadUnit): tlb.req.kill is only valid when s1_valid module: memory Memblock, DCache, TLB, Prefetcher, coupledL2, huancun topic: funtionality To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
#5039 opened Sep 18, 2025 by Anzooooo Loading… kmh-v2r2
timing(LoadQueueReplay): move needReplay generation to LDU module: memory Memblock, DCache, TLB, Prefetcher, coupledL2, huancun topic: timing To fix bad timing
#5029 opened Sep 16, 2025 by jin120811 • Draft
3
ProTip! Add no:assignee to see everything that’s not assigned.