Skip to content
View mp-17's full-sized avatar
  • ETH Zürich
  • Zürich, Switzerland

Block or report mp-17

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. pulp-platform/ara pulp-platform/ara Public

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C 434 150

  2. pulp-platform/RVfplib pulp-platform/RVfplib Public

    Optimized RISC-V FP emulation for 32-bit processors

    Assembly 32 6

  3. pulp-platform/spatz pulp-platform/spatz Public

    Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

    C 112 23

  4. pulp-platform/cva6 pulp-platform/cva6 Public

    Forked from openhwgroup/cva6

    This is the fork of CVA6 intended for PULP development.

    Assembly 21 37

  5. openhwgroup/cv32e40p openhwgroup/cv32e40p Public

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog 1.1k 455

  6. pulp-platform/cvfpu pulp-platform/cvfpu Public

    Forked from openhwgroup/cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

    SystemVerilog 16 4