Search results

SDC Parsing causes assertion error for specific netlist sweeping option combination

Status: Open.

#2809 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Nov 15, 2024

Change in path from input to output place file causes digest error.

Status: Open.

#2783 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Oct 18, 2024

Troubleshooting RR graphs with poor router performance

Status: Open.

#2803 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Nov 7, 2024

Wire lookahead runtime scales poorly with number of switch/segment types

Status: Open.

#2811 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Nov 15, 2024

Relax when router lookahead issues warnings for failure to find sample locations

Status: Open.

#2636 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Jun 30, 2024

Use of Equivalent Sites Ambiguates PB Type Usage in Place and Route

Status: Open.

#2888 In verilog-to-routing/vtr-verilog-to-routing;

· petergrossmann21 opened on Feb 7, 2025