Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

117 Open 978 Closed
117 Open 978 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Portable VTR Release with a Static Build of VTR
#3122 opened Jun 8, 2025 by stefanpie
1
[TestCoverage] Failing VTR Benchmarks on the 7Series Architecture
#3117 opened Jun 6, 2025 by AlexandreSinger
@amin1377
7
[GUI] Floating triangles drawn when primitive nets enabled.
#3109 opened Jun 4, 2025 by SamuelHo10
Embed slang-yosys plugin as a SystemVerilog frontend for yosys
#3108 opened Jun 4, 2025 by tarikgraba
@loglav03
2
[TestCoverage] Failing Titanium Benchmarks for S10 Arch
#3105 opened Jun 4, 2025 by AlexandreSinger
7
[Infra] Use Standard Strings in LibArchFPGA Physical Types
#3102 opened Jun 3, 2025 by AlexandreSinger
Use channel widths calculated from the rr-graph for drawing and linear congestion
#3100 opened Jun 2, 2025 by soheilshahrouz
@soheilshahrouz
[Arch] Create an Architecture Report
#3096 opened May 30, 2025 by AlexandreSinger
@AlexandreSinger
1
Remove duplicate ezgl from vtr, ensure documentation is built of the latest one
#3082 opened May 25, 2025 by vaughnbetz
@AmirhosseinPoolad @SamuelHo10
5
set of windows (mingw64) build fixes
#3076 opened May 22, 2025 by w0lek
@w0lek
support mingw64 target platform
#3073 opened May 22, 2025 by w0lek
@w0lek
ODIN struggles to unroll for-loop
#3057 opened May 19, 2025 by barguello
Clarify pack, place, route, analysis on vs. off reporting
#3039 opened May 14, 2025 by vaughnb-cerebras
[STA] Post-Implementation STA Support for Dedicated Clock Network Modeling
#3027 opened May 7, 2025 by AlexandreSinger
9
GUI not showing wires between connected CLBs despite highlighting
#3015 opened May 1, 2025 by andrecavalcante
@SamuelHo10
2
[LibArchFPGA] Logical Models More Cleanups
#3012 opened Apr 30, 2025 by AlexandreSinger
5 tasks
1
[Packer] Prepacker handling of pack pattern pins with net fanout > 1
#2996 opened Apr 22, 2025 by amin1377
1
[AP] Using Pin Offsets During Global Placement
#2995 opened Apr 22, 2025 by AlexandreSinger
[Pack] Unneccesary mutation of the atom to clb lookup global context in packer
#2992 opened Apr 22, 2025 by AmirhosseinPoolad
[AP][GP] High-Fanout Nets Handling
#2974 opened Apr 13, 2025 by AlexandreSinger
@haydar-c
3D SIV switch block bug
#2973 opened Apr 11, 2025 by vaughnbetz
@amin1377
[Pack][Timing] Pre-Cluster Timing Analysis May Not Be Aware of Molecules
#2972 opened Apr 11, 2025 by AlexandreSinger
1
genfasm command failing in VPR flow
#2963 opened Apr 5, 2025 by muthu-iisc
Improve NoC arch tag documentation, and add ability to use equations in NoC tags
#2948 opened Mar 21, 2025 by vaughnbetz
@soheilshahrouz
Change default noc_biased_centroid_move weight
#2936 opened Mar 17, 2025 by vaughnbetz
@soheilshahrouz
ProTip! Follow long discussions with comments:>50.