-
Notifications
You must be signed in to change notification settings - Fork 416
Issues: verilog-to-routing/vtr-verilog-to-routing
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Use channel widths calculated from the rr-graph for drawing and linear congestion
#3100
opened Jun 2, 2025 by
soheilshahrouz
Improve NoC arch tag documentation, and add ability to use equations in NoC tags
#2948
opened Mar 21, 2025 by
vaughnbetz
Comparing performance/quality trade-off of SPEC and VTR random number generators.
#2798
opened Nov 3, 2024 by
soheilshahrouz
Clock routing enhancements
no-stale
Exclude issue from being automatically marked as stale
VPR
VPR FPGA Placement & Routing Tool
#971
opened Sep 19, 2019 by
vaughnbetz
ProTip!
What’s not been updated in a month: updated:<2025-05-12.