-
Notifications
You must be signed in to change notification settings - Fork 416
Issues: verilog-to-routing/vtr-verilog-to-routing
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Use of Equivalent Sites Ambiguates PB Type Usage in Place and Route
#2888
opened Feb 7, 2025 by
petergrossmann21
Wire lookahead runtime scales poorly with number of switch/segment types
#2811
opened Nov 15, 2024 by
petergrossmann21
SDC Parsing causes assertion error for specific netlist sweeping option combination
#2809
opened Nov 15, 2024 by
petergrossmann21
Change in path from input to output place file causes digest error.
#2783
opened Oct 18, 2024 by
petergrossmann21
VPR warning verbosity with timing analysis on and custom routing graphs with isolated clock routing
#2665
opened Jul 25, 2024 by
petergrossmann21
Relax when router lookahead issues warnings for failure to find sample locations
#2636
opened Jun 30, 2024 by
petergrossmann21
ProTip!
What’s not been updated in a month: updated:<2025-05-17.