-
Notifications
You must be signed in to change notification settings - Fork 416
Issues: verilog-to-routing/vtr-verilog-to-routing
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Designs with many different wire types fail at certain channel widths with an arithmetic exception
#2497
by WhiteNinjaZ
was closed Jan 10, 2025
run_vtr_flow currently does not properly handle sdc files
Stale
#2420
by WhiteNinjaZ
was closed May 27, 2025
Segment Usage by Type does not return the values that the title would suggest it should
#2399
by WhiteNinjaZ
was closed Oct 6, 2023
Current Switch Override Implementation Strategy Doesn't Make Much Electrical Sense
#2195
by WhiteNinjaZ
was closed Jan 10, 2025
Dangling interconnect occurs when connecting a wire to a switch of type short
#2064
by WhiteNinjaZ
was closed May 18, 2023
Unable to Describe Diagonal Wires with Current VPR architecture description
#2043
by WhiteNinjaZ
was closed Sep 1, 2022
Segment SB pattern does not allow for zero fan out on ends
Stale
#2039
by WhiteNinjaZ
was closed Jun 2, 2025
Update documentation to reflect recent changes in specifying different x and y segment lengths
#2023
by WhiteNinjaZ
was closed May 19, 2022
Allow for graphical representation of an architecture without having to build and implement a design
Stale
#2016
by WhiteNinjaZ
was closed Jun 2, 2025
ProTip!
Mix and match filters to narrow down what you’re looking for.