Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
57 Open 596 Closed
57 Open 596 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

blifexplorer, Error With Qt 5.5.0
#103 by Ahmad90 was closed May 10, 2016
number of used CLB, LUT, and FF seperatly.
#175 by Ahmad90 was closed Feb 6, 2017
unable to run vtr_reg_strong on alpine linux
#226 by jeanlego was closed Aug 4, 2017
using `define with binary operation in range causes segmentation fault
#231 by jeanlego was closed Aug 20, 2017
soft-logic adders circuit type request enhancement Feature enhancement help wanted Odin Odin II Logic Synthesis Tool: Unsorted item
#275 by jeanlego was closed Jan 15, 2018
ODIN mapping to constants directly in the module instantiation crashes when used as array ref inside the module bug Incorrect behaviour Good First Issue Good issues for new or first-time contributors Odin Odin II Logic Synthesis Tool: Unsorted item
#361 by jeanlego was closed Jun 12, 2018
Broken tables in the docs bug Incorrect behaviour docs Documentation help wanted
#389 by mithro was closed Apr 12, 2019
Improve Router Costing of Non-configurably Connected Nodes enhancement Feature enhancement VPR VPR FPGA Placement & Routing Tool
#525 by kmurray was closed May 21, 2019
ODIN II: unsuccessful parameter overriding
#554 by ademmings was closed May 15, 2019
ODIN_II: Implement $clog2
#558 by jeanlego was closed May 16, 2019
I looking for help to compile synth as an exe file on windows.
#561 by Abdurrahman-Knifati was closed May 11, 2019
ODIN: support for tri0 tri1 primitive and for inlining within module declaration
#605 by jeanlego was closed Feb 15, 2020
Coverity: ODIN_II: CID 202042: Null pointer dereferences
#807 by jeanlego was closed Aug 8, 2019
Coverity: ODIN_II: CID 202041 Null pointer dereferences
#808 by jeanlego was closed Aug 8, 2019
VTR_BUILD: unable to build with -DVTR_ENABLE_SANITIZE=ON
#814 by jeanlego was closed Jul 23, 2019
1
ODIN_II: Unused variable in simulate_blif.cpp ~line 781
#817 by j-b-1-7 was closed Aug 15, 2019
unable to build with debug flags in Travis
#873 by jeanlego was closed Jul 26, 2019
RR graphs with reordered nodes don't load correctly
#1161 by HackerFoo was closed Feb 20, 2020
Odin: remove linking against abc for pthread
#1182 by jeanlego was closed Mar 4, 2020
1
Add support for a new annealing schedule
#1203 by HackerFoo was closed Jan 5, 2021
MacOS support
#1244 by HackerFoo was closed Jan 5, 2021
Add animations from README into the docs
#1256 by mithro was closed Apr 2, 2020
1
Make travis.yml file configuration valid.
#1263 by mithro was closed Apr 14, 2020
1
Reorder RR graph nodes to improve caching
#1270 by HackerFoo was closed Jan 5, 2021
Power estimation could not be implemented for certain circuits
#1323 by Niranjananiranju was closed Jun 1, 2020
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.