Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

TPS2549
SLUSCP2 – SEPTEMBER 2016

TPS2549 USB Charging Port Controller and Power Switch With Cable Compensation
1 Features heavy charging currents. This is important in systems
with long USB cables where significant voltage drops
•
1 4.5-V to 6.5-V Operating Range can occur while fast-charging portable devices.
• 47-mΩ (typical) High-Side MOSFET
The TP2549 47-mΩ power switch has two selectable,
• 3-A Maximum Continuous Output Current programmable current limits that support port power
• ±5% CS Output for Cable Compensation management by providing a lower current limit that
• CDP Mode per USB Battery Charging can be used when adjacent ports are experiencing
Specification 1.2 heavy loads. This is important in systems with
multiple ports and an upstream supply unable to
• Automatic DCP Modes Selection: provide full current to all ports simultaneously.
– Shorted Mode per BC1.2 and YD/T 1591-2009
The DCP_Auto scheme detects and selects the
– 2.7-V Divider 3 Mode proper D+ and D– settings to communicate with the
– 1.2-V Mode attached device, so that it can fast-charge at full
• D+ and D– Client Mode for System Update current. The integrated CDP detection enables up to
1.5-A fast charging of most portable devices with
• D+ and D– Short-to-VBUS Protection simultaneous data communication.
• D+ and D– ±8-kV Contact and ±15-kV Air
Discharge ESD Rating (IEC 61000-4-2) The unique client-mode feature allows software
updates to client devices, but avoids power conflicts
• UL Recognition and CB Certification Pending by turning off the internal power switch while keeping
• –40°C to 125°C Junction Operating Temperature the data line connection.
• 16-Pin QFN (3-mm × 3-mm) Package Additionally, the TPS2549 device integrates short-to-
VBUS protection for D+ and D– to prevent damage
2 Applications when D+ and/or D– unexpectedly short to VBUS. To
• USB Ports (Host and Hubs) save space in the application, the TPS2549 device
also integrates ESD protection to pass IEC61000-4-2
• Wall Charging Adapters without external circuitry on D+ and D–.
• Aftermarket Automotive Chargers
Device Information(1)
3 Description PART NUMBER PACKAGE BODY SIZE (NOM)
The TPS2549 device is a USB charging port TPS2549 WQFN (16) 3.00 mm × 3.00 mm
controller and power switch with a current-sense
(1) For all available packages, see the orderable addendum at
output that is able to control an upstream supply. This the end of the data sheet.
allows it to maintain 5 V at the USB port even with
heavy
Simplified Schematic
4.5 V to 6.5 V 0.1 µF R(CABLE1)
V(BAT)
USB Port

5V IN OUT
Voltage R(STATUS) C(OUT)
C(COMP) TPS2549
Regulator
R(FA) R(FAULT)
LMR14030 DM_IN R(CABLE2)
LM53603 FAULT DP_IN
LM25117 FAULT
TPS54340 R(FB) STATUS
STATUS GND
FB CS
ILIM_LO
R(G) Power S witch EN EN
ILIM_HI
CTL1
GND DM_OUT To Host R_HI R_LO
Mode Select I/O CTL2
DP_OUT Controller
CTL3

Copyright © 2016, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Table of Contents
1 Features .................................................................. 1 8.3 Feature Description................................................. 17
2 Applications ........................................................... 1 8.4 Device Functional Modes........................................ 24
3 Description ............................................................. 1 9 Application and Implementation ........................ 28
4 Revision History..................................................... 2 9.1 Application Information............................................ 28
9.2 Typical Application ................................................. 28
5 Pin Configuration and Functions ......................... 3
6 Specifications......................................................... 4 10 Power Supply Recommendations ..................... 33
6.1 Absolute Maximum Ratings ...................................... 4 11 Layout................................................................... 33
6.2 ESD Ratings.............................................................. 4 11.1 Layout Guidelines ................................................. 33
6.3 Recommended Operating Conditions....................... 4 11.2 Layout Example .................................................... 34
6.4 Thermal Information .................................................. 5 12 Device and Documentation Support ................. 35
6.5 Electrical Characteristics........................................... 5 12.1 Documentation Support ........................................ 35
6.6 Switching Characteristics .......................................... 8 12.2 Receiving Notification of Documentation Updates 35
6.7 Typical Characteristics .............................................. 8 12.3 Community Resources.......................................... 35
7 Parameter Measurement Information ................ 14 12.4 Trademarks ........................................................... 35
12.5 Electrostatic Discharge Caution ............................ 35
8 Detailed Description ............................................ 15
12.6 Glossary ................................................................ 35
8.1 Overview ................................................................. 15
8.2 Functional Block Diagram ....................................... 16 13 Mechanical, Packaging, and Orderable
Information ........................................................... 36

4 Revision History
DATE REVISION NOTES
September 2016 * Initial release.

2 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

5 Pin Configuration and Functions

RTE Package
16-Pin WQFN
Top View

ILIM_LO
ILIM_HI

FAULT
GND
16

15

14

13
IN 1 12 OUT

DM_OUT 2 11 DM_IN
Thermal

DP_OUT 3 Pad 10 DP_IN

CS 4 9 STATUS
5

8
EN

CTL1

CTL2

CTL3

Pin Functions
PIN
TYPE (1) DESCRIPTION
NAME NO.
Provide sink current proportional to output current. For cable compensation, connect to the
CS 4 O
feedback divider of the up-stream voltage regulator.
CTL1 6 I
Logic-level control inputs for controlling the charging mode and the signal switches; (see
CTL2 7 I
Table 2). These pins tie directly to IN or GND without a pullup or pulldown resistor.
CTL3 8 I
DM_IN 11 I/O D– data line to downstream connector
DM_OUT 2 I/O D– data line to upstream USB host controller
DP_IN 10 I/O D+ data line to downstream connector
DP_OUT 3 I/O D+ data line to upstream USB host controller
Logic-level control input for turning the power switch and the signal switches on/off. When
EN 5 I
EN is low, the device is disabled, the signal and power switches are OFF.
Active-low open-drain output, asserted during overtemperature, overcurrent, and DP_IN and
FAULT 13 O
DM_IN overvoltage conditions. See Table 1.
GND 14 — Ground connection; should be connected externally to the thermal pad.
ILIM_HI 16 I Connect external resistor to ground to set the high current-limit threshold.
Connect external resistor to ground to set the low current-limit threshold and the load-
ILIM_LO 15 I
detection current threshold.
Input supply voltage; connect a 0.1 µF or greater ceramic capacitor from IN to GND as close
IN 1 PWR
to the IC as possible.
OUT 12 PWR Power-switch output
STATUS 9 O Active-low open-drain output, asserted when the load exceeds the load-detection threshold
Thermal pad on bottom of package. The thermal pad is internally connected to GND and is
Thermal pad — —
used to heat-sink the device to the circuit board. Connect the thermal pad to the GND plane.

(1) I = Input, O = Output, I/O = Input and output, PWR = Power

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

6 Specifications
6.1 Absolute Maximum Ratings
Voltages are with respect to GND unless otherwise noted (1)
MIN MAX UNIT
CS, CTL1, CTL2, CTL3, EN, FAULT, ILIM_HI,
–0.3 7 V
ILIM_LO, IN, OUT, STATUS
Voltage range
DM_IN, DM_OUT, DP_IN, DP_OUT –0.3 5.7 V
IN to OUT –7 7 V
Continuous current in SDP,
DP_IN to DP_OUT or DM_IN to DM_OUT –100 100 mA
CDP or client mode
Continuous current in BC1.2
DP_IN to DM_IN –35 35 mA
DCP mode
Continuous output current OUT Internally limited A
Continuous output source
I(SRC) ILIM_HI, ILIM_LO Internally limited A
current
FAULT, STATUS 25 mA
I(SNK) Continuous output sink current
CS Internally limited A
TJ Operating junction temperature –40 Internally limited °C
Tstg Storage temperature –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

VALUE UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±2,000
Electrostatic Charged-device model (CDM),per JEDEC specification JESD22-C101 (2) ±750
V(ESD) V
discharge IEC61000-4-2 contact discharge, DP_IN and DM_IN ±8,000
(3)
IEC
IEC61000-4-2 air discharge, DP_IN and DM_IN ±15,000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(3) Surges per IEC61000-4-2, 1999 applied between DP_IN/DM_IN and output ground of the TPS2549Q1EVM-729 (SLVUAK6) evaluation
module.

6.3 Recommended Operating Conditions

Voltages are with respect to GND unless otherwise noted.
MIN NOM MAX UNIT
V(IN) Supply voltage IN 4.5 6.5 V
CTL1, CTL2, CTL3, EN 0 6.5 V
Input voltage
DM_IN, DM_OUT, DP_IN, DP_OUT 0 3.6 V
I(OUT) Output continuous current OUT (–40°C ≤ TA ≤ 85°C) 3 A
Continuous current in SDP, CDP or
DP_IN to DP_OUT or DM_IN to DM_OUT –30 30 mA
client mode
Continuous current in BC1.2 DCP
DP_IN to DM_IN –15 15 mA
mode
Continuous output sink current FAULT, STATUS 10 mA
R(ILIM_xx) Current limit-set resistors 15.4 1000 kΩ
TJ Operating junction temperature –40 125 °C

4 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

6.4 Thermal Information

TPS2549
THERMAL METRIC (1) RTE (WQFN) UNIT
16 PINS
RθJA Junction-to-ambient thermal resistance 44.9 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 53.3 °C/W
RθJB Junction-to-board thermal resistance 17.6 °C/W
ψJT Junction-to-top characterization parameter 1 °C/W
ψJB Junction-to-board characterization parameter 17.6 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 4.1 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.

6.5 Electrical Characteristics

Unless otherwise noted, –40°C ≤ TJ ≤ 125°C and 4.5 V ≤ V(IN) ≤ 6.5 V, V(EN) = V(IN), V(CTL1) = V(CTL2) = V(CTL3) = V(IN). R(FAULT) =
R(STATUS) = 10 kΩ, R(ILIM_HI) = 19.1 kΩ, R(ILIM_LO) = 80.6 kΩ. Positive currents are into pins. Typical values are at 25°C. All
voltages are with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
OUT – POWER SWITCH
TJ = 25°C 47 57
rDS(on) On-resistance (1) –40°C ≤ TJ ≤ 85°C 47 72 mΩ
–40°C ≤TJ ≤ 125°C 47 80
Reverse leakage current on VOUT = 6.5 V, VIN = VEN = 0 V, –40°C ≤ TJ ≤ 85°C,
Ilkg(OUT) 2 µA
OUT pin measure I(OUT)
OUT - DISCHARGE
R(DCHG) OUT discharge resistance 400 500 630 Ω
EN, CTL1, CTL2, CTL3 INPUTS
Input pin rising logic
1 1.35 2 V
threshold voltage
Input pin falling logic
0.85 1.15 1.65 V
threshold voltage
Hysteresis (2) 200 mV
Input current Pin voltage = 0 V or 6.5 V –1 1 µA
CURRENT LIMIT
R(ILIM_LO) = 210 kΩ 205 255 305
R(ILIM_LO) = 80.6 kΩ 600 660 720
R(ILIM_LO) = 23.2 kΩ 2145 2300 2455
OUT short-circuit current
IOS R(ILIM_HI) = 20 kΩ 2500 2670 2840 mA
limit
R(ILIM_HI) = 19.1 kΩ 2620 2800 2975
R(ILIM_HI) = 15.4 kΩ 3255 3470 3685
R(ILIM_HI) shorted to GND 5500 7000 8000
SUPPLY CURRENT
I(IN_OFF) Disabled IN supply current V(EN) = 0 V, V(OUT) = 0 V, –40°C ≤ TJ ≤ 85°C 0.1 5 µA
V(CTL)1 = V(CTL2) = V(CTL3) = V(IN) 220 300
V(CTL1) = V(CTL2) = 0 V, V(CTL3) = V(IN) 226 300
I(IN_ON) Enabled IN supply current µA
V(CTL2) = V(IN), V(CTL1) = V(CTL3) = 0 V 150 220
V(CTL1) = V(IN), V(CTL2) = V(CTL3) = 0 V 115 190

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account
separately.
(2) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's
product warranty.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Electrical Characteristics (continued)

Unless otherwise noted, –40°C ≤ TJ ≤ 125°C and 4.5 V ≤ V(IN) ≤ 6.5 V, V(EN) = V(IN), V(CTL1) = V(CTL2) = V(CTL3) = V(IN). R(FAULT) =
R(STATUS) = 10 kΩ, R(ILIM_HI) = 19.1 kΩ, R(ILIM_LO) = 80.6 kΩ. Positive currents are into pins. Typical values are at 25°C. All
voltages are with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
UNDERVOLTAGE LOCKOUT, IN
IN rising UVLO threshold
V(UVLO) 3.9 4.1 4.3 V
voltage
(3)
Hysteresis TJ = 25°C 100 mV
FAULT
Output low voltage I(FAULT) = 1 mA 100 mV
Off-state leakage V(FAULT) = 6.5 V 2 µA
STATUS
Output low voltage I(STATUS) = 1 mA 100 mV
Off-state leakage V(STATUS) = 6.5 V 2 µA
THERMAL SHUTDOWN
Thermal shutdown
T(OTSD2) 155 °C
threshold
Thermal shutdown
T(OTSD1) 135 °C
threshold in current-limit
Hysteresis (3) 20 °C
LOAD DETECT (VCTL1 = VCTL2 = VCTL3 = VIN)
IOUT load detection
I(LD) R(ILIM_LO) = 80.6 kΩ, rising load current 630 700 770 mA
threshold
Hysteresis (3) 50 mA
DP_IN AND DM_IN SHORT-TO-VBUS PROTECTION
Overvoltage protection trip
V(OV) DP_IN and DM_IN rising 3.7 3.9 4.15 V
threshold
Hysteresis (3) 100 mV
Discharge resistance after
R(DCHG_Data) V(DP_IN) = V(DM_IN) = 5 V 160 210 240 kΩ
OVP
CABLE COMPENSATION
Load = 3 A, 2.5 V ≤ V(CS) ≤ 6.5 V 214 225 236
Load = 2.4 A, 2.5 V ≤ V(CS) ≤ 6.5 V 171 180 189
I(CS) Sink current µA
Load = 2.1 A, 2.5 V ≤ V(CS) ≤ 6.5 V 149 158 166
Load = 1 A, 2.5 V ≤ V(CS) ≤ 6.5 V 70 75 80

(3) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's
product warranty.

6 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Electrical Characteristics (continued)

Unless otherwise noted, –40°C ≤ TJ ≤ 125°C and 4.5 V ≤ V(IN) ≤ 6.5 V, V(EN) = V(IN), V(CTL1) = V(CTL2) = V(CTL3) = V(IN). R(FAULT) =
R(STATUS) = 10 kΩ, R(ILIM_HI) = 19.1 kΩ, R(ILIM_LO) = 80.6 kΩ. Positive currents are into pins. Typical values are at 25°C. All
voltages are with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
HIGH-BANDWIDTH ANALOG SWITCH
V(DP_OUT) = V(DM_OUT) = 0 V, I(DP_IN) = I(DM_IN) =
2 4
DP and DM switch on- 30 mA
R(HS_ON) Ω
resistance V(DP_OUT) = V(DM_OUT) = 2.4 V, I(DP_IN) = I(DM_IN) =
2.9 6
–15 mA
V(DP_OUT) = V(DM_OUT) = 0 V, I(DP_IN) = I(DM_IN) =
Switch resistance mismatch 30 mA 0.05 0.15
|ΔR(HS_ON)| between DP and DM Ω
channels V(DP_OUT) = V(DM_OUT) = 2.4 V, I(DP_IN) = I(DM_IN) =
0.05 0.15
–15 mA
DP/DM switch off-state VEN = 0 V, V(DP_IN) = V(DM_IN) = 0.3 V,
C(IO_OFF) 6.7 pF
capacitance (4) Vac = 0.03 VPP , f = 1 MHz
DP/DM switch on-state V(DP_IN) = V(DM_IN) = 0.3 V,
C(IO_ON) 10 pF
capacitance (4) Vac = 0.03 VPP, f = 1 MHz
Off-state isolation (4) VEN = 0 V, f = 250 MHz 27 dB
On-state cross-channel
f = 250 MHz 23 dB
isolation (4)
Off-state leakage current, VEN = 0 V, V(DP_IN) = V (DM_IN) = 3.6 V, V(DP_OUT)
Ilkg(OFF) 0.1 1.5 µA
DP_OUT and DM_OUT = V(DM_OUT) = 0 V
(4)
BW Bandwidth (–3 dB) R(L) = 50 Ω 925 MHz
CHARGING DOWNSTREAM PORT DETECT
V(DM_SRC) DM_IN CDP output voltage V(DP_IN) = 0.6 V, –250 µA < I(DM_IN) < 0 µA 0.5 0.6 0.7 V
DP_IN rising lower window
V(DAT_REF) threshold for VDM_SRC 0.36 0.4 V
activation
Hysteresis (4) 50 mV
DP_IN rising upper window
V(LGC_SRC) threshold for VDM_SRC 0.8 0.88 V
de-activation
V(LGC_SRC_HYS) Hysteresis (4) 100 mV
I(DP_SINK) DP_IN sink current V(DP_IN) = 0.6 V 40 75 100 µA
BC1.2 DCP MODE
DP_IN and DM_IN shorting
R(DPM_SHORT) 125 200 Ω
resistance
DIVIDER3 MODE
V(DP_DIV3) DP_IN output voltage 2.57 2.7 2.84 V
V(DM_DIV3) DM_IN output voltage 2.57 2.7 2.84 V
R(DP_DIV3) DP_IN output impedance I(DP_IN) = –5 µA 24 30 36 kΩ
R(DM_DIV3) DM_IN output impedance I(DM_IN) = –5 µA 24 30 36 kΩ
1.2-V MODE
V(DP_1.2V) DP_IN output voltage 1.12 1.2 1.26 V
V(DM_1.2V) DM_IN output voltage 1.12 1.2 1.26 V
R(DP_1.2V) DP_IN output impedance I(DP_IN) = –5 µA 84 100 126
kΩ
R(DM_1.2V) DM_IN output impedance I(DM_IN = –5 µA 84 100 126

(4) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's
product warranty.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

6.6 Switching Characteristics

Unless otherwise noted –40°C ≤ TJ ≤ 125°C and 4.5 V ≤ V(IN) ≤ 6.5 V, V(EN) = V(IN), V(CTL1) = V(CTL2) = V(CTL3) = V(IN). R(FAULT) =
R(STATUS) = 10 kΩ, R(ILIM_HI) = 19.1 kΩ, R(ILIM_LO) = 80.6 kΩ. Positive current is into pins. Typical value is at 25°C. All voltages
are with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tr OUT voltage rise time V(IN) = 5 V, C(L) = 1 µF, R(L) = 100 Ω (see 0.7 1.14 2 ms
tf OUT voltage fall time Figure 32 and Figure 33) 0.2 0.35 0.6 ms
ton OUT voltage turnon time V(IN) = 5 V, C(L) = 1 µF, R(L) = 100 Ω (see 4.15 6 ms
toff OUT voltage turnoff time Figure 32 andFigure 35) 1.8 3 ms
Long OUT discharge hold
t(DCHG_L) time (SDP, CDP, or client Time V(OUT) < 0.7 V (see Figure 34) 1.1 2 2.9 s
mode to DCP_Auto)
Short OUT discharge hold
t(DCHG_S) time (DCP_Auto to SDP, Time V(OUT) < 0.7 V (see Figure 34) 186 320 450 ms
CDP, or client mode)
OUT short-circuit response
t(IOS) V(IN) = 5 V, R(SHORT) = 50 mΩ (see Figure 25) 2 µs
time (1)
Bidirectional deglitch applicable to current limit
t(OC_OUT_FAULT) OUT FAULT deglitch time 5.5 8 11.5 ms
condition only (no deglitch assertion for OTSD)
Analog switch propagation
tpd V(IN) = 5 V 0.14 ns
delay (1)
Analog switch skew
between opposite
t(SK) V(IN) = 5 V 0.02 ns
transitions of the same port
(tPHL – tPLH) (1)
t(LD_SET) Load-detect set time V(IN) = 5 V (See Figure 27) 120 210 280 ms
t(LD_RESET) Load-detect reset time V(IN) = 5 V (See Figure 28) 1.8 3 4.2 s
DP_IN and DM_IN over-
t(OV_D) voltage protection response V(OUT) = 5 V (See Figure 29) 2 µs
time
DP_IN and DM_IN FAULT
t(OV_D_FAULT) V(OUT) = 5 V (See Figure 30) 11 16 23 ms
degltich time

(1) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's
product warranty.

6.7 Typical Characteristics

70 0.6
OUT Reverse Leakage Current (µA)
Power Switch On-Resistance (m:)

65 0.5

60
0.4
55
0.3
50
0.2
45
0.1
40

35 0

30 -0.1
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D001
Junction Temperature (ºC) D002
VIN = 5 V VIN = 5 V

Figure 1. Power Switch On-Resistance vs Temperature Figure 2. Reverse Leakage Current vs Temperature

8 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Typical Characteristics (continued)

550 4000
V(IN) = 4.5 V

OUT Short-Circuit Current Limit (mA)

540 V(IN) = 5 V 3500
OUT Discharge Resistance (:)

V(IN) = 6.5 V
530 3000

520 2500
R(ILIM_LO) = 210 k:
510 2000 R(ILIM_LO) = 80.6 k:
R(ILIM_HI) = 20 k:
500 1500 R(ILIM_HI) = 19.1 k:
R(ILIM_HI) = 15.4 k:
490 1000

480 500

470 0
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D003
Junction Temperature (ºC) D004
A VIN = 5 V

Figure 3. OUT Discharge Resistance vs Temperature Figure 4. OUT Short-Circuit Current Limit vs Temperature
14 280
V(IN) = 4.5 V V(IN) = 4.5 V
12 V(IN) = 5 V V(IN) = 5 V
IN Supply Current, Disabled (µA)

IN Supply Current, Enabled (µA)

V(IN) = 6.5 V 260 V(IN) = 6.5 V
10

8 240
6
220
4

2
200
0

-2 180
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D005
Junction Temperature (ºC) D006
CTL1 = 1 CTL2 = 1 CTL3 = 1 CTL1 = 1 CTL2 = 1 CTL3 = 1

Figure 5. Disabled IN Supply Current vs Temperature Figure 6. Enabled IN Supply Current – CDP (111) vs
Temperature
290 220
V(IN) = 4.5 V V(IN) = 4.5 V
V(IN) = 5 V V(IN) = 5 V
IN Supply Current, Enabled (µA)
IN Supply Current, Enabled (µA)

270 V(IN) = 6.5 V 200 V(IN) = 6.5 V

250 180

230 160

210 140

190 120
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D007
Junction Temperature (ºC) D008
CTL1 = 0 CTL2 = 0 CTL3 = 1 CTL1 = 0 CTL2 = 1 CTL3 = 0

Figure 7. Enabled IN Supply Current – DCP_Auto (001) vs Figure 8. Enabled IN Supply Current – SDP (010) vs
Temperature Temperature

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Typical Characteristics (continued)

180 720
V(IN) = 4.5 V
V(IN) = 5 V 710
IN Supply Current, Enabled (µA)

160 V(IN) = 6.5 V

700

690

Current (µA)
140
680
120 670

660
100
650 I(LD), OUT Rising Load-Detect Threshold
IOS, OUT Short-Circuit Current
80 640
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D009
Junction Temperature (ºC) D010
CTL1 = 1 CTL2 = 0 CTL3 = 0 R(ILIM_LO) = 80.6 kΩ

Figure 9. Enabled IN Supply Current – Client Mode (100) vs Figure 10. IOUT Rising Load-Detect Threshold and OUT
Temperature Short-Circuit Current Limit vs Temperature
4.2 4.2

DM_IN OV Protection Threshold (V)

DP_IN OV Protection Threshold (V)

4.1 4.1

4 4

3.9 3.9

3.8 3.8

3.7 3.7

3.6 3.6
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Junction Temperature (ºC) D011
Junction Temperature (ºC) D012
VIN = 5 V VIN = 5 V

Figure 11. DP_IN Overvoltage Protection Threshold vs Figure 12. DM_IN Overvoltage Protection Threshold vs
Temperature Temperature
250 250

200 200
Sink Current (µA)

Sink Current (µA)

150 150

100 100

50 50
I(OUT) = 1 A I(OUT) = 2.4 A I(OUT) = 1 A I(OUT) = 2.4 A
I(OUT) = 2.1 A I(OUT) = 3 A I(OUT) = 2.1 A I(OUT) = 3 A
0 0
-40 -25 -10 5 20 35 50 65 80 95 110 125 2.5 3 3.5 4 4.5 5 5.5 6 6.5
Junction Temperature (ºC) D013
CS Voltage (V) D014
VIN = 5 V VCS = 2. 5 V VIN = 6.5 V

Figure 13. ICS vs Temperature Figure 14. ICS vs VCS Voltage

10 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Typical Characteristics (continued)

Figure 15. Data Transmission Characteristics vs Frequency Figure 16. Off-State Data-Switch Isolation vs Frequency

Figure 17. On-State Cross-Channel Isolation vs Frequency

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Typical Characteristics (continued)

Forcing a page break between ImageMatrices

Figure 18. Eye Diagram Using USB Compliance Test Figure 19. Eye Diagram Using USB Compliance Test
Pattern, Bypassing the TPS2549 Data Switch Pattern, Through the TPS2549 Data Switch

V(EN) V(EN)
5 V/div 5 V/div

V(OUT) V(OUT)
2.5 V/div 2.5 V/div

I(IN) I(IN)
0.5 A/div 0.5 A/div

R(LOAD) = 5 Ω C(LOAD) = 150 µF t = 1 ms/div R(LOAD) = 5 Ω C(LOAD) = 150 µF t = 1 ms/div

Figure 20. Turnon Response Figure 21. Turnoff Response

V(EN) V(EN)
5 V/div 5 V/div

V(FAULT)
5 V/div
V(FAULT)
5 V/div

I(IN) I(IN)
0.5 A/div 1 A/div

R(ILIM_HI) = 80.6 kΩ t = 2 ms/div R(ILIM_HI) = 19.1 kΩ t = 4 ms/div

Figure 22. Enable Into Short Figure 23. Enable Into Short – Thermal Cycling

12 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Typical Characteristics (continued)

V(FAULT)
V(OUT)
5 V/div
2.5 V/div

V(OUT)
2.5 V/div
I(IN)
2 A/div I(OUT)
10 A/div

R(ILIM_HI) = 19.1 kΩ t = 4 ms/div R(SHORT) = 50 mΩ t = 1 µs/div

Figure 24. Short-Circuit to Full-Load Recovery Figure 25. Hot-Short Response Time

V(OUT) V(EN)
2.5 V/div 2.5 V/div

V(STATUS)
5 V/div

I(OUT) I(OUT)
2 A/div 0.5 A/div

R(ILIM_HI) = 19.1 kΩ R(SHORT) = 50 mΩ t = 1 ms/div R(ILIM_LO) = 80.6 kΩ t = 100 ms/div

Figure 26. Hot Short Figure 27. Load-Detection Set Time

V(STATUS)
5 V/div

V(DM_IN)
V(OUT)
2.5 V/div
2.5 V/div

V(DM_OUT)
I(OUT) 2.5 V/div
0.5 A/div

R(ILIM_LO) = 80.6 kΩ t = 1 s/div R(DM_OUT) = 15 kΩ t = 1 µs/div

Figure 28. Load Detection Reset Time Figure 29. DM_IN Short to VBUS Response Time

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Typical Characteristics (continued)

V(FAULT)
5 V/div V(FAULT)
5 V/div

V(DM_IN)
V(DM_IN) 2.5 V/div
2.5 V/div

V(DM_OUT) V(DM_OUT)
2.5 V/div 2.5 V/div

R(DM_OUT) = 15 kΩ t = 4 ms/div R(DM_OUT) = 15 kΩ t = 1 µs/div

Figure 30. DM_IN Short to VBUS Figure 31. DM_IN Short-to-VBUS Recovery

7 Parameter Measurement Information

OUT
R(L) 90%
C(L) tr tf
V(OUT)

10%
Figure 32. OUT Rise-Fall Test Load Figure Figure 33. Power-On and -Off Timing

V(EN) 50% 50%

5V ton toff
t(DCHG)
V(OU T) 90%
V(OUT)
0V 10%
Figure 34. OUT Discharge During Mode Change Figure 35. Enable Timing, Active-High Enable

IOS

I(OUT)

t(IO S)
Figure 36. Output Short-Circuit Parameters

14 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

8 Detailed Description

8.1 Overview
The TPS2549 device is a USB charging controller and power switch which integrates D+ and D– short to VBUS
protection, cable compensation and IEC ESD protection, and is suitable for USB charging and USB port-
protection applications.
The TPS2549 device integrates a current-limited, power-distribution switch using N-channel MOSFETs for
applications where short circuits or heavy capacitive loads can be encountered. The device allows the user to
program the current-limit threshold via an external resistor. The device enters constant-current mode when the
load exceeds the current limit threshold.
The TPS2549 device also integrates CDP mode, defined in the BC1.2 specification, to enable up to 1.5-A fast
charging of most of portable devices, meanwhile supporting data communication. In addition, the device
integrates the DCP-auto feature to enable fast-charging of most portable devices including pads, tablets, and
smart phones.
The TPS2549 device integrates a cable compensation (CS) feature to compensate the voltage drop in long
cables and keep the remote USB port output voltage constant.
Additionally, the device integrates an IEC ESD cell to provide ESD protection up to ±8 kV (contact discharge)
and ±15 kV (air discharge) per IEC 61000-4-2 on DP_IN and DM_IN, and integrates short-to-VBUS overvoltage
protection on DP_IN and DM_IN to protect the upstream USB transceiver.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

8.2 Functional Block Diagram

Current
Sense
IN CS OUT

Disable + UVLO
ILIM_HI + Discharge
Current
Limit

Charge 8-ms
ILIM_LO Pump Deglitch GND

OC
EN Driver

FAULT
UVLO

Thermal
I(CS) = I(OUT) × 75 µA /A Sense
CS
16-ms
OTSD Deglitch

OVP2 OVP1

DM_OUT DM_IN

DP_OUT DP_IN

CTL1 CDP DCP

Detection (Auto-Detection)
STATUS
CTL2 Logic
Control
CTL3
Discharge

Copyright © 2016, Texas Instruments Incorporated

16 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

8.3 Feature Description

8.3.1 FAULT Response
The device features an active-low, open-drain fault output. FAULT goes low when there is a fault condition. Fault
detection includes overtemperature, overcurrent, or DP_IN, DM_IN overvoltage. Connect a 10-kΩ pullup resistor
from FAULT to IN.
Table 1 summarizes the conditions that generate a fault and actions taken by the device.

Table 1. Fault Conditions

EVENT CONDITION ACTION
The device regulates switch current at IOS until thermal
cycling occurs. The fault indicator asserts and de-asserts
Overcurrent on V(OUT) I(OUT) > IOS
with an 8-ms deglitch (The device does not assert FAULT on
overcurrent in SDP1 and DCP1 modes).
The device immediately shuts off the USB data switches.
Overvoltage on the data lines DP_IN or DM_IN > 3.9 V The fault indicator asserts with a 16-ms deglitch, and de-
asserts without deglitch.
The device immediately shuts off the internal power switch
and the USB data switches. The fault indicator asserts
TJ > OTSD2 in non-current-limited or
Overtemperature immediately when the junction temperature exceeds OTSD2
TJ > OTSD1 in current-limited mode.
or OTSD1 while in a current-limiting condition. The device
has a thermal hysteresis of 20°C.

8.3.2 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to
the load. In the vehicle from the voltage regulator 5-V output to the VPD_IN (input voltage of portable device), the
total resistance of power switch rDS(on) and cable resistance causes an IR drop at the PD input.. So the charging
current of most portable devices is less than their expected maximum charging current.
V(OUT) (V)

V(OUT) With Compensation

5.x VBUS With Compensation

V(DROP)
VBUS Without Compensation

0 I(OUT) (A)
0.5 1 1.5 2 2.5 3

Figure 37. Voltage Drop

TPS2549 device detects the load current and generates a proportional sink current that can be used to adjust
output voltage of the upstream regulator to compensate the IR drop in the charging path. The gain G(CS) of the
sink current proportional to load current is 75 µA/A.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

rDS(on)
V(OUT) To Regulator OUT IN OUT To Load VBUS

R1 R2 R(WIRE)

R3
R(FA) C(COMP)
R(LOAD)
C(OUT)

R(FB)

FB To Regulator
Resistor Divider CS
R(G)

Copyright © 2016, Texas Instruments Incorporated

Figure 38. Cable Compensation Equivalent Circuit

8.3.2.1 Design Procedure

To start the procedure, the total resistance, including power switch rDS(on) and wire resistance R(WIRE), must to be
known.
1. Choose R(G) following the voltage-regulator feedback resistor-divider design guideline.
2. Calculate R(FA) according to Equation 1.
R FA = (r DS(on) + R (WIRE) ) / G (CS) (1)
3. Calculate R(FB) according to Equation 2.
V(OUT)
R (FB) = - R (G) - R (FA)
V(FB) / R (G) (2)
4. C(COMP) in parallel with R(FA) is needed to stablilize V(OUT) when C(OUT) is large. Start with C(COMP) ≥ 3 × G(CS)
× C(OUT), then adjust C(COMP) to optimize the load transient of the voltage regulator output. V(OUT) stability
should always be verified in the end application circuit.

8.3.3 D+ and D– Protection

D+ and D– protection consists of ESD and OVP (overvoltage protection). The DP_IN and DM_IN pins integrate
an IEC ESD cell to provide ESD protection up to ±15 kV air discharge and ±8 kV contact discharge per IEC
61000-4-2 (See the ESD Ratings section for test conditions). Overvoltage protection (OVP) is provided for short-
to-VBUS conditions in the vehicle harness to prevent damaging the upstream USB transceiver. Short-to-GND
protection for D+ and D– is provided by the upstream USB transceiver.
The ESD stress seen at DP_IN and DM_IN is impacted by many external factors like the parasitic resistance and
inductance between ESD test points and the DP_IN and DM_IN pins. For air discharge, the temperature and
humidity of the environment can cause some difference, so the IEC performance should always be verified in the
end-application circuit.

8.3.4 Output and D+ or D– Discharge

To allow a charging port to renegotiate current with a portable device, the TPS2549 device uses the OUT
discharge function. This function turns off the power switch while discharging OUT with a 500-Ω resistance, then
turns the power switches to back on reassert the OUT voltage.
For DP_IN and DM_IN, when OVP is triggered, the device turns on an internal discharge path with 210-Ω
resistance. On removal of OVP, this path can discharge the remnant charges to automatically turn on analog
switch and turn off this discharge path, thus back into normal mode.

18 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

8.3.5 Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power. PPM is for systems that have multiple charging ports but
cannot power them all simultaneously.

8.3.5.1 Benefits of PPM

The benefits of PPM include the following:
• Delivers better user experience
• Prevents overloading of system power supply
• Allows for dynamic power limits based on system state
• Allows every port to potentially be a high-power charging port
• Allows for smaller power-supply capacity because loading is controlled

8.3.5.2 PPM Details

All ports are allowed to broadcast high-current charging. The current-limit is based on ILIM_HI. The system
monitors the STATUS pin to see when high-current loads are present. Once the allowed number of ports asserts
STATUS, the remaining ports are toggled to a non-charging port. The non-charging port current-limit is based on
the ILIM_LO setting. The non-charging ports are automatically toggled back to charging ports when a charging
port de-asserts STATUS.
STATUS asserts in a charging port when the load current is above ILIM_LO + 40 mA for 210 ms (typical).
STATUS de-asserts in a charging-port when the load current is below ILIM_LO – 10 mA for 3 seconds (typical).

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 19

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

8.3.5.3 Implementing PPM in a System With Two Charging Ports (CDP and SDP1)
Figure 39 shows the implementation of the two charging ports with data communication, each with a TPS2549
device and configured in CDP mode. In this example, the 5-V power supply for the two charging ports is rated at
less than 3.5 A. Both TPS2549 devices have ILIM_LO of 1 A and ILIM_HI of 2.4 A. In this implementation, the
system can support only one of the two ports at 2.4-A charging current, whereas the other port is set to SDP1
mode and I(LIMIT) corresponds to 1 A. In SDP1 mode, FAULT does not assert for overcurrent.
TPS2549 Port 1
USB Charging
5V Port 1
IN OUT
EN1
EN DM_IN

FAULT1 DP_IN
FAULT

STATUS
ILIM _LO

ILIM_HI
CTL1

CTL2
R_HI R_LO
100 kW GND
CTL3

TPS2549 Port 2
USB Charging
Port 2
IN OUT
EN2
EN DM_IN

FAULT2 DP_IN
FAULT

STATUS
ILIM _LO

ILIM_HI
CTL1

CTL2
R_HI R_LO
GND
100 kW
CTL3

Copyright © 2016, Texas Instruments Incorporated

Figure 39. PPM With CDP and SDP1

20 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

8.3.5.4 Implementing PPM in a System With Two Charging Ports (DCP and DCP1)
Figure 40 shows the implementation of the two charging-only ports, each with a TPS2549 device and configured
in DCP mode. In this example, the 5-V power supply for the two charging ports is rated at less than 3.5 A. Both
TPS2549 devices have ILIM_LO of 1 A and ILIM_HI of 2.4 A. In this implementation, the system can support
only one of the two ports at 2.4-A charging current, whereas the other port is set to DCP1 mode and I(LIMIT)
corresponds to 1 A. In DCP1 mode, FAULT does not assert for overcurrent.
TPS2549 Port 1
USB Charging
5V Port 1
IN OUT
EN1
EN DM_IN

FAULT1 DP_IN
FAULT

STATUS
ILIM _LO

ILIM_HI
CTL1

CTL2
R_HI R_LO
100 kW GND
CTL3

TPS2549 Port 2
USB Charging
Port 2
IN OUT
EN2
EN DM_IN

FAULT2 DP_IN
FAULT

STATUS
ILIM _LO

ILIM_HI
CTL1

CTL2
R_HI R_LO
GND
100 kW
CTL3

Copyright © 2016, Texas Instruments Incorporated

Figure 40. PPM With DCP and DCP1

8.3.6 CDP and SDP Auto Switch

The TPS2549 device is equipped with a CDP and SDP auto-switch feature to support some popular phones in
the market. These popular phones do not comply with the BC1.2 specification because they fail to establish a
data connection in CDP mode. These phones use primary detection (used to distinguish between an SDP and
different types of charging ports) to only identify ports as SDP (data, no charge) or DCP (no data, charge). These
phones do not recognize CDP (data, charge) ports. When connected to a CDP port, these phones classify the
port as a DCP and only charge the battery. Because the charging ports are configured as CDP, users do not
receive the expected data connection.
Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

Device never signals

Primary Detection connection and enumerates.
D+ Data connection is lost.

D–

VBUS

VBUS Current

Figure 41. CDP and SDP Auto-Switch

To remedy this problem, the TPS2549 device employs a CDP and SDP auto-switch scheme to ensure these
BC1.2 noncompliant phones establish data connection using the following steps.
1. The TPS2549 device determines when a noncompliant phone has wrongly classified a CDP port as a DCP
port and has not made a data connection.
2. The TPS2549 device automatically completes an OUT (VBUS) discharge and reconfigures the port as an
SDP.
3. When reconfigured as an SDP, the phone detects a connection to an SDP and establishes a data
connection.
4. The TPS2549 device then switches automatically back to a CDP without doing an OUT (VBUS) discharge.
5. The phone continues to operate as if connected to an SDP because OUT (VBUS) was not interrupted. The
port is now ready in CDP if a new device is attached.

8.3.7 Overcurrent Protection

When an overcurrent condition is detected, the device maintains a constant output current and reduces the
output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output is
shorted before the device enables or before the application of V(IN). The TPS2549 device senses the short and
immediately switches into a constant-current output. In the second condition, a short or an overload occurs while
the device is enabled. At the instant the overload occurs, high currents flow for 2 μs (typical) before the current-
limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded.
Complete shutdown occurs only if the fault is presented long enough to activate overtemperature protection. The
device remains off until the junction temperature cools to approximately 20°C and then restarts. The device
continues to cycle on and off until the overcurrent condition is removed.

8.3.8 Undervoltage Lockout

The undervoltage-lockout (UVLO) circuit disables the device until the input voltage reaches the UVLO turnon
threshold. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large
current surges.

8.3.9 Thermal Sensing

Two independent thermal-sensing circuits protect the TPS2549 device if the temperature exceeds recommended
operating conditions. These circuits monitor the operating temperature of the power-distribution switch and
disable operation. The device operates in constant-current mode during an overcurrent condition, which
increases the voltage drop across power switch. The power dissipation in the package is proportional to the
voltage drop across the power switch, so the junction temperature rises during an overcurrent condition. When
the device is in a current-limiting condition, the first thermal sensor turns off the power switch when the die

22 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

temperature exceeds OTSD1. If the device is not in a current-limiting condition, the second thermal sensor turns
off the power switch when the die temperature exceeds OTSD2. Hysteresis is built into both thermal sensors,
and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off and
then on until the fault is removed. The open-drain false-reporting output, FAULT, is asserted (low) during an
overtemperature shutdown condition.

8.3.10 Current Limit Setting

The TPS2549 has two independent current-limit settings that are each programmed externally with a resistor.
The ILIM_HI setting is programmed with R(ILIM_HI) connected between ILIM_HI and GND. The ILIM_LO setting is
programmed with R(ILIM_LO) connected between ILIM_LO and GND. Consult the device truth table (Table 2) to
see when each current limit is used. Both settings have the same relation between the current limit and the
programming resistor.
R(ILIM_LO) is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
• The TPS2549 device is configured as DCP(001) or CDP(111).
• Load detection is not used.
The following equation calculates the value of resistor for programming the typical current limit:
53 762 (V)
I(OSnom) (mA) =
R (ILIM _ xx)1.0021 (kW) (3)
R(ILIM_xx) corresponds to either R(ILIM_HI) or R(ILIM_LO), as appropriate.
Many applications require that the current limit meet specific tolerance limits. When designing to these tolerance
limits, both the tolerance of the TPS2549 current limit and the tolerance of the external programming resistor
must be taken into account. The following equations approximate the TPS2549 minimum and maximum current
limits to within a few milliamperes and are appropriate for design purposes. The equations do not constitute part
of TI’s published device specifications for purposes of TI’s product warranty. These equations assume an
ideal—no variation—external programming resistor. To take resistor tolerance into account, first determine the
minimum and maximum resistor values based on its tolerance specifications and use these values in the
equations. Because of the inverse relation between the current limit and the programming resistor, use the
maximum resistor value in the I(OS_min) equation and the minimum resistor value in the I(OS_max) equation.
50 409 (V)
I(OSmin) (mA) = - 35
R (ILIM _ xx)0.9982 (kW) (4)
57 813 (V)
I(OSmax) (mA) = + 41
R (ILIM _ xx)1.0107 (kW) (5)

4000 700
I(OSmin) I(OSmin)
3500 I(OStyp) 600 I(OStyp)
I(OSmax) I(OSmax)
Current Limit Threshold (mA)

Current Limit Threshold (mA)

3000
500
2500
400
2000
300
1500
200
1000

500 100

0 0
10 20 30 40 50 60 70 80 90 100 100 200 300 400 500 600 700 800 900 1000
Current Limit Resistor (k:) D019
Current Limit Resistor (k:) D020

Figure 42. Current Limit Setting vs Programming Figure 43. Current Limit Setting vs Programming
Resistor I Resistor II

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 23

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

The routing of the traces to the R(ILIM_xx) resistors should have a sufficiently low resistance so as to not affect the
current-limit accuracy. The ground connection for the R(ILIM_xx) resistors is also very important. The resistors must
reference back to the TPS2549 GND pin. Follow normal board layout practices to ensure that current flow from
other parts of the board does not impact the ground potential between the resistors and the TPS2549 GND pin.

8.4 Device Functional Modes

8.4.1 Device Truth Table (TT)
The device truth table (Table 2) lists all valid combinations for the three control pins (CTL1 through CTL3), and
the corresponding charging mode of each pin combination. The TPS2549 device monitors the CTL inputs and
transitions to whichever charging mode it is commanded to go to. For example, if the USB port is a charging-only
port, then the user must set the CTL pins of the TPS2549 device to correspond to the DCP-auto charging mode.
However, when the USB port requires data communication, then the user must set control pins to correspond to
the SDP or CDP mode, and so on.

Table 2. Truth Table

STATUS FAULT
CURRENT
OUTPUT OUTPUT CS FOR CABLE
CTL1 CTL2 CTL3 LIMIT MODE NOTES
(ACTIVE- (ACTIVE- COMPENSATION
SETTING
LOW) LOW)
0 0 0 Lo DCP1 (1) OFF ON (2) ON DCP includes divider 3,
1.2-V mode, and
BC1.2 mode
0 0 1 Hi DCP (1) ON ON ON DCP includes divider 3,
1.2-V mode, and
BC1.2 mode
0 1 X Lo SDP OFF ON ON Standard SDP port
1 0 X NA Client mode OFF OFF OFF No current limit, power
switch disabled, data
switch bypassed
1 1 0 Lo SDP1 (3) OFF ON (2) ON Standard SDP port
(3)
1 1 1 Hi CDP ON ON ON CDP-SDP auto switch
mode

(1) No OUT discharge when changing between 000 and 001

(2) FAULT not asserted on overcurrent
(3) No OUT discharge when changing between 110 and 111

8.4.2 USB Specification Overview

The following overview references various industry standards. TI recommends consulting the most up-to-date
standards to ensure the most recent and accurate information. Rechargeable portable equipment requires an
external power source to charge batteries. USB ports are a convenient location for charging because of an
available 5-V power source. Universally accepted standards are required to ensure host and client-side devices
operate together in a system to ensure power-management requirements are met. Traditionally, host ports
following the USB-2.0 specification must provide at least 500 mA to downstream client-side devices. Because
multiple USB devices can be attached to a single USB port through a bus-powered hub, the client-side device
sets the power allotment from the host to ensure the total current draw does not exceed 500 mA. In general,
each USB device is granted 100 mA and can request more current in 100-mA unit steps up to 500 mA. The host
grants or denies additional current based on the available current. A USB-3.0 host port not only provides higher
data rate than a USB-2.0 port but also raises the unit load from 100 mA to 150 mA. Providing a minimum current
of 900 mA to downstream client-side devices is required.
Additionally, the success of USB has made the micro-USB and mini-USB connectors a popular choice for wall-
adapter cables. A micro-USB or mini-USB allows a portable device to charge from both a wall adapter and USB
port with only one connector. As USB charging has gained popularity, the 500-mA minimum defined by USB 2.0,
or 900 mA for USB 3.0, has become insufficient for many handset and personal media players, which require a
higher charging rate. Wall adapters provide much more current than 500 or 900 mA. Several new standards have
been introduced defining protocol handshaking methods that allow host and client devices to acknowledge and
draw additional current beyond the 500-mA and 900-mA minimum defined by USB 2.0 and USB 3.0,
respectively, while still using a single micro-USB or mini-USB input connector.
24 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

The TPS2549 device supports four of the most-common USB-charging schemes found in popular hand-held
media and cellular devices.
• USB Battery Charging Specification BC1.2
• Chinese Telecommunications Industry Standard YD/T 1591-2009
• Divider 3 mode
• 1.2-V mode
The BC1.2 specification includes three different port types:
• Standard downstream port (SDP)
• Charging downstream port (CDP)
• Dedicated charging port (DCP)
BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable
equipment. Under this definition, CDP and DCP are defined as charging ports.
Table 3 lists the difference between these port types.

Table 3. Operating Modes Table

PORT TYPE SUPPORTS USB2.0 COMMUNICATION MAXIMUM ALLOWABLE CURRENT
DRAWN BY PORTABLE EQUIPMENT (A)
SDP (USB 2.0) YES 0.5
SDP (USB 3.0) YES 0.9
CDP YES 1.5
DCP NO 1.5

8.4.3 Standard Downstream Port (SDP) Mode — USB 2.0 and USB 3.0
An SDP is a traditional USB port that follows USB 2.0 or USB 3.0 protocol. A USB 2.0 SDP supplies a minimum
of 500 mA per port and supports USB 2.0 communications. A USB 3.0 SDP supplies a minimum of 900 mA per
port and supports USB 3.0 communications. For both types, the host controller must be active to allow charging.

8.4.4 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power
and meets the USB 2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host
controller must be active to allow charging. The difference between CDP and SDP is the host-charge
handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and
allows for additional current draw by the client device.
The CDP handshaking process occurs in two steps. During step one, the portable equipment outputs a nominal
0.6-V output on the D+ line and reads the voltage input on the D– line. The portable device detects the
connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device
detects the connection to a CDP if the D– voltage is greater than the nominal data detect voltage of 0.3 V and
optionally less than 0.8 V.
The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP
or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the
D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains
less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if
the data line being read is greater than the nominal data detect voltage of 0.3 V.

8.4.5 Dedicated Charging Port (DCP) Mode

A DCP only provides power and does not support data connection to an upstream port. As shown in the following
sections, a DCP is identified by the electrical characteristics of the data lines. The TPS2549 only emulates one
state, DCP-auto state. In the DCP-auto state, the device charge-detection state machine is activated to
selectively implement charging schemes involved with the shorted, divider3 and 1.2 v modes. The shorted DCP
mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, whereas the
divider3 and 1.2 V modes are employed to charge devices that do not comply with the BC1.2 DCP standard.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 25

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

8.4.5.1 DCP BC1.2 and YD/T 1591-2009

Both standards specify that the D+ and D– data lines must be connected together with a maximum series
impedance of 200 Ω, as shown in Figure 44.
VBUS
5V

USB Connector
D–
200 Ω
(m a x.) D+

GND

Figure 44. DCP Supporting BC1.2 and YD/T 1591-2009

8.4.5.2 DCP Divider-Charging Scheme

The device supports divider3, as shown in Figure 45. In the Divider3 charging scheme the device applies 2.7 V
and 2.7 V to D+ and D– data lines.
VBUS
5V

USB Connector
D–

2.7 V D+

2.7 V GND

Figure 45. Divider 3 Mode

8.4.5.3 DCP 1.2-V Charging Scheme

The DCP 1.2-V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The
TPS2549 device supports this scheme in DCP-auto state before the device enters BC1.2 shorted mode. To
simulate this charging scheme, the D+ and D– lines are shorted and pulled up to 1.2 V for a fixed duration. Then
the device moves to DCP shorted mode as defined in the BC1.2 specification and as shown in Figure 46.
VBUS
5V
USB Connector

200 Ω (m a x.) D–

D+
1.2 V
GND

Figure 46. 1.2-V Mode

8.4.6 DCP Auto Mode

As previously discussed, the TPS2549 device integrates an auto-detect state machine that supports all the DCP
charging schemes. The auto-detect state machine starts in the Divider3 scheme. However, if a BC1.2 or YD/T
1591-2009 compliant device is attached, the TPS2549 device responds by turning the power switch back on
without output discharge and operating in 1.2-V mode briefly before entering BC1.2 DCP mode. Then the auto-
detect state machine stays in that mode until the device releases the data line, in which case the auto-detect
state machine goes back to the Divider3 scheme. When a Divider3-compliant device is attached, the TPS2549
device stays in the Divider3 state.

26 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

5V

S1 Divider 3 Mode
VBUS S1, S2: ON
S3, S4: OFF

USB Connector
S2 DM_IN D–
S4 Shorted Mode
DP_IN D+ S4 ON
S1, S2, S3: OFF
S3
GND GND
1.2-V Mode
S1, S2: OFF
2.7 V 2.7 V 1.2 V S3, S4: ON

Figure 47. DCP Auto Mode

8.4.7 Client Mode

The TPS2549 device integrates client mode as shown in Figure 48. The internal power switch is OFF and only
the data analog switch is ON to block OUT power. This mode can be used for some software programming via
the USB port.

IN OUT
OFF
DP_OUT DP_IN

DM_OUT DM_IN

Figure 48. Client-Mode Equivalent Circuit

8.4.8 High-Bandwidth Data-Line Switches

The TPS2549 device passes the D+ and D– data lines through the device to enable monitoring and handshaking
while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device
without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP, or client
operating modes. The EN input must be at logic high for the data line switches to be enabled.

NOTE
• While in CDP mode, the data switches are ON, even during CDP handshaking.
• The data line switches are OFF if EN is low, or if in DCP mode. The switches are not
automatically turned off if the power switch (IN to OUT) is in current-limit.
• The data switches are only for a USB-2.0 differential pair. In the case of a USB-3.0
host, the super-speed differential pairs must be routed directly to the USB connector
without passing through the TPS2549 device.
• Data switches are OFF during OUT (VBUS) discharge.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 27

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

9 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2549 device is a USB charging-port controller and power switch with cable compensation. It is typically
used for USB port protection and as a USB charging controller. The following design procedure can be used to
select components for the TPS2549 device. This section presents a simplified discussion of how to design cable
compensation.

9.2 Typical Application

USB port charging requires a voltage regulator to convert battery voltage to 5-V VBUS output. Because the VBUS,
D+, and D– pins of a USB port are exposed, there is a need for a protection device that has VBUS overcurrent
and D+ and D– ESD protection. An additional need is a charging controller with integrated CDP and DCP
charging protocols on D+ and D– to support fast charging. A schematic of an application circuit with cable
compensation is shown in Figure 49. An LMR14030 device is used as the voltage regulator, and the TPS2549
device is used as the charging controller with protection features.

28 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Typical Application (continued)

0.1 µF

10 µH

BOOT SW
12 V

B350A-13-F

47 µF
VIN
Capacitor

2.2 µF

5.6 kW
2.2 µF

0.1 µF

47 µF

22 nF
Bulk

LMR14030
GND
EN V(DC)

33 kW
60.4 kW
RT/SYNC 0.75 V
FB

6.8 kW
SS
0.018 µF

To Portable Device
0.1µF R(BUS)
IN 47 mΩ OUT 2 × 47 µF

USB Port
VBUS
10 k W

10 k W

10 k W

TPS2549
DM_IN R(GN D)
FAULT DP_IN
FAULT 1.5-m USB Cable
STATUS
STATUS GND
CS
ILIM_LO
I/O EN
ILIM _HI
CTL1
20 k W 80.6 k W
CTL2 DM_OUT To Host
CTL3 Controller
DP_OUT

Copyright © 2016, Texas Instruments Incorporated

Figure 49. Typical Application Schematic: USB Port Charging With Cable Compensation

9.2.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE

Input voltage, V(IN) 12 V
Output voltage, V(DC) 5V
Total parasitic resistance including TPS2549 rDS(on) 420 mΩ
Maximum continuous output current, I(OUT) 2.4 A
Current limit, I(LIM) 2.5 A to 2.9 A

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 29

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

9.2.2 Detailed Design Procedure

To begin the design process, a few parameters must be decided upon. The designer needs to know the
following:
• Total resistance including power switch rDS(on), cable resistance, and the contact resistance of connectors
• The maximum continuous output current for the charging port. The minimum current-limit setting of TPS2549
device must be higher than this current.
• The maximum output current of the upstream dc-dc converter. The maximum current-limit setting of TPS2549
device must be lower than this current.

9.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be
optimized for the particular application. All protection circuits including the TPS2549 device have the potential for
input voltage droop, overshoot, and output-voltage undershoot.
For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, placed
as close as possible to the device for the local noise decoupling.
The TPS2549 device is used for 5-V power rail protection when a hot-short occurs on the output or when
plugging in a capacitive load. Due to the limited response time of the upstream power supply, a large load
transient can deplete the charge on the output capacitor of the power supply, causing a voltage droop. If the
power supply is shared with other loads, ensure that voltage droop from current surges of the other loads do not
force the TPS2549 device into UVLO. Increasing the upstream power supply output capacitor can reduce this
droop. Shortening the connection impedance (resistance and inductance) between the TPS2549 device and the
upstream power supply can also help reduce the voltage droop and overshoot on the TPS2549 input power bus.
Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input
voltage in conjunction with input power-bus inductance and input capacitance when the IN terminal is in the high-
impedance state (before turnon). Theoretically, the peak voltage is 2 times the applied voltage. The second
cause is due to the abrupt reduction of output short-circuit current when the TPS2549 device turns off and
energy stored in the input inductance drives the input voltage high. Applications with large input inductance (for
example, connecting the evaluation board to the bench power supply through long cables) may require large
input capacitance to prevent the voltage overshoot from exceeding the absolute maximum voltage of the device.
For output capacitance, consider the following three application situations.
The first, output voltage undershoot is caused by the inductance of the output power bus just after a short has
occurred and the TPS2549 has abruptly reduced OUT current. Energy stored in the inductance will drive the
OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as
from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. Second, for
USB-port application, because the OUT pin is exposed to the air, the application must withstand ESD stress
without damage. Because there is no internal IEC ESD cell as on DP_IN and DM_IN, using a low-ESR
capacitance can make this pin robust. Third, when plugging in apacitive load such as the input capacitor of any
portable device, having a large output capacitance can help reduce the peak current and up-stream power
supply output voltage droop. So for TPS2549 output capacitance, recommended practice is typically adding two
47-µF ceramic capacitors.

9.2.2.2 Cable Compensation Calculation

Based on the known total resistance, Table 4 shows the calculation.

30 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

Table 4. Cable Compensation Calculation

CALCULATION EQUATION (1) CALCULATED VALUE ASSEMBLY VALUE
V(DC) (V) without load 5
R(G) (kΩ) 6.8 6.8
R(total) (Ω) 0.42
G(CS) (mA/A) 0.075
R(FA) (kΩ) R(FA) = R(total) / G(CS) 5.6 5.6
V(FB) (V) 0.75
R(FB) (kΩ) R(FB) = [V(DC) / (V(FB) / R(G))] – 32.93 33
R(G) – R(FA)
V(CS) (V) (2) VCS = (V(FB) / R(G)) × (R(G) + 4.39
R(FB))
Maximum IOS (A) at 20 kΩ 2.84
V(DC,max) output (V) (3) V(DC,max) = 5 + I(OS,max) × 6.25
G(CS,max) × R(FA)
C(OUT) (µF) 2 × 47
C(COMP) (nF) (4) C(COMP) ≥ 3 × G(CS) × C(OUT) ≥21.15 22

(1) See Figure 38 and Design Procedure .

(2) Ensure that VCS exceeds 2.5 V.
(3) Ensure that the maximum dc-dc output voltage is lower than 6.5 V when considering I(OS,max) and G(CS,max).
(4) CCOMP impacts load-transient performance, so the output performance should always be verified in the end application circuit.

9.2.2.3 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It
is good design practice to estimate power dissipation and junction temperature. The following analysis gives an
approximation for calculating junction temperature based on the power dissipation in the package. However, it is
important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors
include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating
power. Good thermal design practice must include all system-level factors in addition to individual component
analysis. Begin by determining the rDS(on) of the N-channel MOSFET relative to the input voltage and operating
temperature. As an initial estimate, use the highest operating ambient temperature of interest and read rDS(on)
from the typical characteristics graph. Using this value, the power dissipation can be calculated by:
PD = r DS(on) ´ I OUT 2 (6)
where:
PD = Total power dissipation (W)
rDS(on) = Power-switch on-resistance (Ω)
IOUT = Maximum current-limit threshold (A)
This step calculates the total power dissipation of the N-channel MOSFET.
Finally, calculate the junction temperature:
TJ = PD ´ R qJA + TA (7)
where:
TA = Ambient temperature (°C)
RθJA = Thermal resistance (°C/W)
PD = Total power dissipation (W)
Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat
the calculation using the refined rDS(on) from the previous calculation as the new estimate. Two or three iterations
are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on
thermal resistance RθJA, and thermal resistance is highly dependent on the individual package and board layout.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 31

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

9.2.3 Application Curves

6.2
VBUS
6 V(DC)

5.8
Voltage (V)

5.6

5.4 V(DC) at 5-V Offset

100 mV/div
5.2

5 I(OUT)
200 mA/div
4.8
0 0.5 1 1.5 2 2.5
I(LOAD) (A) D018
t = 20 ms/div

Figure 50. V(DC) and VBUS vs I(LOAD) Output Figure 51. Plugging In a Portable Device, V(DC)

VBUS at 5-V Offset

10 mV/div
V(DC) at 5-V Offset
100 mV/div

I(OUT)
200 mA/div

I(OUT)
200 mA/div

t = 20 ms/div t = 20 ms/div

Figure 52. Unplugging a Portable Device, V(DC) Figure 53. Plugging In Portable Device, VBUS

V(DC) at 5-V Offset

200 mV/div
I(OUT)
200 mA/div

VBUS at 5-V Offset

100 mV/div I(OUT)
1 A/div

t = 20 ms/div t = 200 µs/div

Figure 54. Unplugging Portable Device, VBUS Figure 55. 0.5-A ↔ 2.4-A Load Transient With 100-mA/µs
Slew Rate, V(DC)

32 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

V(DC)
1 V/div
VBUS at 5-V Offset
200 mV/div

I(OUT)
1 A/div I(OUT)
2 A/div

t = 200 µs/div t = 200 µs/div

Figure 56. 0.5-A ↔ 2.4-A Load Transient With 100-mA/µs Figure 57. VBUS Shorted to GND, V(DC)
Slew Rate, VBUS

10 Power Supply Recommendations

The TPS2549 device is designed for a supply-voltage range of 4.5 V ≤ VIN ≤ 6.5 V. If the input supply is located
more than a few inches from the device, an input ceramic bypass capacitor higher than 0.1 μF is recommended.
The power supply should be rated higher than the TPS2549 current-limit setting to avoid voltage droops during
overcurrent and short-circuit conditions.

11 Layout

11.1 Layout Guidelines

• For the trace routing of DP_IN, DM_IN, DP_OUT, and DM_OUT: Route these traces as micro-strips with
nominal differential impedance of 90 Ω. Minimize the use of vias in the high-speed data lines. Keep the
reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance
discontinuities. For more information, see the High Speed USB Platform Design Guideline from Intel.
• The trace routing from the upstream regulator to the TPS2549 IN pin should as short as possible to reduce
the voltage drop and parasitic inductance.
• The traces routing from the RILIM_HI and RILIM_LO resistors to the device should be as short as possible to
reduce parasitic effects on the current-limit accuracy.
• The thermal pad should be directly connected to the PCB ground plane using a wide and short copper trace.
• The trace routing from the CS pin to the feedback divider of the upstream regulator should not be routed near
any noise sources that can capacitively couple to the feedback divider.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 33

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

11.2 Layout Example

Top Layer Signal Trace
Top Layer Signal Ground Plane
Bottom Layer Signal Trace

Via to Bottom Layer Signal Ground Plane

Via to Bottom Layer Signal

ILIMI_LO

FAULT
ILIM_HI

GND
16 15 14 13

IN 1 12 OUT

DM_OUT 2 11 DM_IN

DP_OUT 3 10 DP_IN

CS 4 9 STATUS

5 6 7 8
CTL2

CTL3
CLT1
EN

Figure 58. TPS2549 Layout Diagram

34 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 TPS2549
www.ti.com SLUSCP2 – SEPTEMBER 2016

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation
High Speed USB Platform Design Guidelines, Intel

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.

12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback 35

Product Folder Links: TPS2549
TPS2549
SLUSCP2 – SEPTEMBER 2016 www.ti.com

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

36 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPS2549

 PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

PACKAGING INFORMATION

Orderable part number Status Material type Package | Pins Package qty | Carrier RoHS Lead finish/ MSL rating/ Op temp (°C) Part marking
(1) (2) (3) Ball material Peak reflow (6)
(4) (5)

TPS2549RTER Active Production WQFN (RTE) | 16 3000 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTER.A Active Production WQFN (RTE) | 16 3000 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTER.B Active Production WQFN (RTE) | 16 3000 | LARGE T&R - NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTERG4 Active Production WQFN (RTE) | 16 3000 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTERG4.A Active Production WQFN (RTE) | 16 3000 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTET Active Production WQFN (RTE) | 16 250 | SMALL T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549
TPS2549RTET.A Active Production WQFN (RTE) | 16 250 | SMALL T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 2549

(1)
Status: For more details on status, see our product life cycle.

(2)
Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance,
reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional
waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3)
RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4)
Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum
column width.

(5)
MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown.
Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6)
Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two
combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and
makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative
and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers
and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

OTHER QUALIFIED VERSIONS OF TPS2549 :

• Automotive : TPS2549-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TPS2549RTER WQFN RTE 16 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS2549RTERG4 WQFN RTE 16 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS2549RTET WQFN RTE 16 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS2549RTER WQFN RTE 16 3000 346.0 346.0 33.0
TPS2549RTERG4 WQFN RTE 16 3000 346.0 346.0 33.0
TPS2549RTET WQFN RTE 16 250 210.0 185.0 35.0

Pack Materials-Page 2
 GENERIC PACKAGE VIEW
RTE 16 WQFN - 0.8 mm max height
3 x 3, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4225944/A

www.ti.com
 PACKAGE OUTLINE
RTE0016C SCALE 3.600
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

3.1 B
A
2.9

PIN 1 INDEX AREA

3.1
2.9

SIDE WALL
METAL THICKNESS
DIM A
OPTION 1 OPTION 2
0.1 0.2
C
0.8 MAX

SEATING PLANE
0.05
0.00 0.08

1.68 0.07 (DIM A) TYP

5 8
EXPOSED
THERMAL PAD
12X 0.5
4
9

4X 17 SYMM
1.5

1
12
0.30
16X
0.18
PIN 1 ID 16 13 0.1 C A B
(OPTIONAL) SYMM
0.05

0.5
16X
0.3

4219117/B 04/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com
 EXAMPLE BOARD LAYOUT
RTE0016C WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

( 1.68)
SYMM
16 13

16X (0.6)

1
12

16X (0.24)
17 SYMM
(2.8)
(0.58)
TYP
12X (0.5)
9
4

( 0.2) TYP
VIA

5 8
(R0.05) (0.58) TYP
ALL PAD CORNERS
(2.8)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:20X

0.07 MAX 0.07 MIN

ALL AROUND ALL AROUND

SOLDER MASK
METAL OPENING

EXPOSED EXPOSED
SOLDER MASK METAL METAL UNDER
METAL
OPENING SOLDER MASK

NON SOLDER MASK

SOLDER MASK
DEFINED
DEFINED
(PREFERRED)

SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com
 EXAMPLE STENCIL DESIGN
RTE0016C WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

( 1.55)
16 13

16X (0.6)

1
12

16X (0.24)

17 SYMM
(2.8)

12X (0.5)

9
4

METAL
ALL AROUND

5 8
SYMM
(R0.05) TYP

(2.8)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:

85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated