Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
56 Open 596 Closed
56 Open 596 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Questions about FPGA Routing Architecture Visualization
#2837 opened Dec 4, 2024 by LucaMartis00
16
[STA] Post-Implementation STA Support for Dedicated Clock Network Modeling
#3027 opened May 7, 2025 by AlexandreSinger
9
Use of Equivalent Sites Ambiguates PB Type Usage in Place and Route
#2888 opened Feb 7, 2025 by petergrossmann21
9
Upgrade Self-Hosted Runners to Node20
#2573 opened May 31, 2024 by AlexandreSinger
8
[TestCoverage] Failing Titanium Benchmarks for S10 Arch
#3105 opened Jun 4, 2025 by AlexandreSinger
7
Relax when router lookahead issues warnings for failure to find sample locations
#2636 opened Jun 30, 2024 by petergrossmann21
6
Unable to generate odin_ii
#2879 opened Feb 3, 2025 by aryan-1307
5
Wire lookahead runtime scales poorly with number of switch/segment types
#2811 opened Nov 15, 2024 by petergrossmann21
5
[CI] Investigating CI Runners
#2652 opened Jul 18, 2024 by AlexandreSinger
5
Troubleshooting RR graphs with poor router performance
#2803 opened Nov 7, 2024 by petergrossmann21
4
[LibVTRUtil] Confusing API for vtr::rect
#2868 opened Jan 21, 2025 by AlexandreSinger
3
Incorrect constant K-LUT primitive instantiation
#2842 opened Dec 11, 2024 by Junius00
3
[IPA] MVP to manually test vpr --server mode
#2704 opened Aug 26, 2024 by w0lek
3
Unexpected attribute 'tileable' found on node 'layout'
#2247 opened Feb 22, 2023 by zliu1Charlotte
3
Parsing Errors For Nightly Test 2
#3145 opened Jun 16, 2025 by AmirhosseinPoolad
2
[IntraClusterPlacement] Code Cleanups
#2732 opened Sep 20, 2024 by AlexandreSinger
1 of 4 tasks
2
Constant and inverter "replication" during packing
#2606 opened Jun 11, 2024 by rs-dhow
2
Change RRG storage to keep (drive pt, direction) instead of (start, end) Stale
#2491 opened Feb 20, 2024 by duck2
2
parse_vtr_flow doesn't follow documentation
#2478 opened Jan 12, 2024 by Stef9998
2
Portable VTR Release with a Static Build of VTR
#3122 opened Jun 8, 2025 by stefanpie
1
[LibArchFPGA] Logical Models More Cleanups
#3012 opened Apr 30, 2025 by AlexandreSinger
5 tasks
1
[Packer] Prepacker handling of pack pattern pins with net fanout > 1
#2996 opened Apr 22, 2025 by amin1377
1
[Pack][Timing] Pre-Cluster Timing Analysis May Not Be Aware of Molecules
#2972 opened Apr 11, 2025 by AlexandreSinger
1
Do nodes of timinggraph have spatial information？
#2853 opened Dec 27, 2024 by DuqingF
1
Packing Devices from Two Separate Parts of a Netlist into a Single CLB
#2726 opened Sep 17, 2024 by WindFrank
1
ProTip! Mix and match filters to narrow down what you’re looking for.