Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
56 Open 596 Closed
56 Open 596 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Missing documentaion for some 3D-related tags and fields in the architecture reference
#2628 opened Jun 24, 2024 by soheilshahrouz
Placement Internals Document
#2650 opened Jul 17, 2024 by amin1377
Placement channel_width_fac
#2651 opened Jul 17, 2024 by amin1377
if VPR have routing constraint like Xilinx fixed routing
#2693 opened Aug 16, 2024 by teddyisgood
3D switch block updates & commenting
#2694 opened Aug 16, 2024 by vaughnbetz
Issue with Multibit Adder in VTR flagship architecture
#2710 opened Sep 3, 2024 by shrekliao
Multibit Adder Architecture Failure
#2717 opened Sep 9, 2024 by shrekliao
VTR seems to struggle with being smart about how it packs into memories
#2718 opened Sep 12, 2024 by WhiteNinjaZ
Improve 3D switch block commenting and move command line option to arch file
#2722 opened Sep 13, 2024 by vaughnbetz
3 tasks
CLBs Positioned Far from IOs
#2727 opened Sep 17, 2024 by WindFrank
[Packer] Setting Higher Target Pin Utilization When Regions are Full VPR VPR FPGA Placement & Routing Tool
#2729 opened Sep 20, 2024 by AlexandreSinger
[ClusterLegalizer] Code Cleanups VPR VPR FPGA Placement & Routing Tool
#2730 opened Sep 20, 2024 by AlexandreSinger
4 of 6 tasks
[Packer] Load The ClusteredNetlist Directly From The ClusterLegalizer VPR VPR FPGA Placement & Routing Tool
#2731 opened Sep 20, 2024 by AlexandreSinger
Overly Verbose Router Look ahead warnings
#2748 opened Sep 25, 2024 by ZohairZaidi
VPR error when trying to compile my design generated using PRGA
#2760 opened Oct 5, 2024 by polarbearsrock
Unexpected High Gain Causes Unrelated Blocks to Be Added to Clusters
#2763 opened Oct 10, 2024 by WindFrank
Issue with Molecule Clustering Causing Suboptimal Placement
#2775 opened Oct 16, 2024 by WindFrank
Change in path from input to output place file causes digest error.
#2783 opened Oct 18, 2024 by petergrossmann21
[Prepacker] Pack Molecule Data Structure Clarity
#2791 opened Oct 30, 2024 by AlexandreSinger
4 of 9 tasks
SDC Parsing causes assertion error for specific netlist sweeping option combination
#2809 opened Nov 15, 2024 by petergrossmann21
[Pack] Estimating Inter-Cluster Delay Before Packing
#2890 opened Feb 8, 2025 by AlexandreSinger
Parmys Failed to load architecture file
#2927 opened Mar 11, 2025 by huma4921
genfasm command failing in VPR flow
#2963 opened Apr 5, 2025 by muthu-iisc
[Pack] Unneccesary mutation of the atom to clb lookup global context in packer
#2992 opened Apr 22, 2025 by AmirhosseinPoolad
[AP] Using Pin Offsets During Global Placement
#2995 opened Apr 22, 2025 by AlexandreSinger
ProTip! Find all open issues with in progress development work with linked:pr.