Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
56 Open 596 Closed
56 Open 596 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

3D switch block updates & commenting
#2694 opened Aug 16, 2024 by vaughnbetz
VPR creates error when class="memory" is used with a single-port BRAM
#2362 opened Aug 8, 2023 by AhmadHouraniah
1
parse_vtr_flow doesn't follow documentation
#2478 opened Jan 12, 2024 by Stef9998
2
Change RRG storage to keep (drive pt, direction) instead of (start, end) Stale
#2491 opened Feb 20, 2024 by duck2
2
Upgrade Self-Hosted Runners to Node20
#2573 opened May 31, 2024 by AlexandreSinger
8
Constant and inverter "replication" during packing
#2606 opened Jun 11, 2024 by rs-dhow
2
Missing documentaion for some 3D-related tags and fields in the architecture reference
#2628 opened Jun 24, 2024 by soheilshahrouz
Relax when router lookahead issues warnings for failure to find sample locations
#2636 opened Jun 30, 2024 by petergrossmann21
6
Placement Internals Document
#2650 opened Jul 17, 2024 by amin1377
Placement channel_width_fac
#2651 opened Jul 17, 2024 by amin1377
[CI] Investigating CI Runners
#2652 opened Jul 18, 2024 by AlexandreSinger
5
Fc_override Not Parsed Correctly
#2658 opened Jul 22, 2024 by WhiteNinjaZ
1
Needed features in VTR description to represent Xilinx architecture
#2071 opened Jun 23, 2022 by WhiteNinjaZ
7 of 12 tasks
1
if VPR have routing constraint like Xilinx fixed routing
#2693 opened Aug 16, 2024 by teddyisgood
[IPA] MVP to manually test vpr --server mode
#2704 opened Aug 26, 2024 by w0lek
3
Issue with Multibit Adder in VTR flagship architecture
#2710 opened Sep 3, 2024 by shrekliao
Multibit Adder Architecture Failure
#2717 opened Sep 9, 2024 by shrekliao
VTR seems to struggle with being smart about how it packs into memories
#2718 opened Sep 12, 2024 by WhiteNinjaZ
Improve 3D switch block commenting and move command line option to arch file
#2722 opened Sep 13, 2024 by vaughnbetz
3 tasks
Packing Devices from Two Separate Parts of a Netlist into a Single CLB
#2726 opened Sep 17, 2024 by WindFrank
1
CLBs Positioned Far from IOs
#2727 opened Sep 17, 2024 by WindFrank
[Packer] Setting Higher Target Pin Utilization When Regions are Full VPR VPR FPGA Placement & Routing Tool
#2729 opened Sep 20, 2024 by AlexandreSinger
[ClusterLegalizer] Code Cleanups VPR VPR FPGA Placement & Routing Tool
#2730 opened Sep 20, 2024 by AlexandreSinger
4 of 6 tasks
[Packer] Load The ClusteredNetlist Directly From The ClusterLegalizer VPR VPR FPGA Placement & Routing Tool
#2731 opened Sep 20, 2024 by AlexandreSinger
Parsing Errors For Nightly Test 2
#3145 opened Jun 16, 2025 by AmirhosseinPoolad
2
ProTip! Adding no:label will show everything without a label.